(19) 日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出願公開番号 特開2001-156188 (P2001-156188A)

(43)公開日 平成13年6月8日(2001.6.8)

(51) Int.Cl.7		識別記号		FΙ			,	-71-h*(参考)
H01L	21/8247			H 0 1	L 27/10		481	5 F 0 O 1
	29/788	•					491	5 F O 8 3
	29/792				29/78		371	5 F 1 O 1
	21/8242			•	27/10	,	321	
	27/108	•					434	r
			審査請求	未請求	請求項の数21	OL	(全 50 頁)	最終頁に続く

(21)出願番号 特願2000-57642(P2000-57642)

(22) 出願日 平成12年3月2日(2000.3.2)

(31)優先権主張番号 特顯平11-60751

(32) 優先日 平成11年3月8日(1999.3.8)

(33)優先権主張国 日本(JP)

(31)優先権主張番号 特願平11-262717

(32) 優先日 平成11年9月16日(1999.9.16)

(33)優先権主張国 日本(JP)

(71)出顧人 000003078

株式会社東芝

神奈川県川崎市幸区堀川町72番地

(72)発明者 吉川 邦良

神奈川県横浜市磯子区新杉田町8番地 株

式会社東芝横浜事業所内

(74)代理人 100083806

弁理士 三好 秀和 (外7名)


最終頁に続く

(54) 【発明の名称】 半導体記憶装置およびその製造方法

(57)【要約】

【課題】 簡単なセル構造で複数ビット分の情報を記憶 することができる不揮発性半導体記憶装置を提供する。

【解決手段】 複数ビット分の情報を記憶することができる不揮発性半導体記憶装置の新規な構造であり、ゲート電極の端部に電子を蓄積する電荷蓄積層 4 を有している。電荷蓄積層 4 に電子を蓄積することで、複数ビット分の情報を記憶する。



【特許請求の範囲】

【請求項1】 半導体基板の主面上に、ゲート絶縁膜を 介して、配置された第1のゲート電極と、

該第1のゲート電極の側面上に配置された電荷蓄積層 ٤,

前記第1のゲート電極の側面上に、前記電荷蓄積層を介 して、配置された第2のゲート電極と、

前記第1のゲート電極と前記第2のゲート電極とを、電 気的に接続する導電層とを有することを特徴とする不揮 発性半導体記憶装置。

【請求項2】 半導体基板の主面上に、ゲート絶縁膜を 介して、第1のゲート電極を形成する工程と、

前記第1のゲート電極の側面上に電荷蓄積層および第2 のゲート電極を、順次形成する工程と、

前記第1のゲート電極と前記第2のゲート電極とを、電 気的に接続する導電層を形成する工程とを少なくとも含 むことを特徴とする不揮発性半導体記憶装置の製造方 法。

【請求項3】 半導体基板の主面上に配置された、第 1、第2および第3の絶縁膜から成る、ゲート絶縁膜

前記第2の絶縁膜の端部に配置された電荷蓄積層と、 前記ゲート絶縁膜上に配置されたゲート電極とを有する ことを特徴とする不揮発性半導体記憶装置。

【請求項4】 半導体基板の主面上に、第1、第2およ び第3の絶縁膜を順次形成し、該第1、第2および第3 の絶縁膜から成るゲート絶縁膜を形成する工程と、

該ゲート絶縁膜の上部にゲート電極構成材料を堆積した 後、該ゲート電極構成材料およびゲート絶縁膜をパター ニングすることで、ゲート電極を形成する工程と、

前記第2の絶縁膜の端部を選択的に除去し、空間を形成 する工程と、

該空間に電荷蓄積層を形成する工程とを少なくとも含む ことを特徴とする不揮発性半導体記憶装置の製造方法

【請求項5】 半導体基板の主面上に配置された第1の 下部絶縁膜、該第1の下部絶縁膜の中央の上部に配置さ れた第1の中間絶縁膜、前記第1の下部絶縁膜の端部の 上部に配置された第1の電荷蓄積層、前記第1の中間絶 縁膜および第1の電荷蓄積層の上部に配置された第1の 上部絶縁膜、および、該第1の上部絶縁膜の上部に配置 された第1のゲート電極、とを有する不揮発性半導体記 憶装置と、

前記半導体基板の主面上に配置された、前記第1の中間 絶縁膜と同一材料から成る第2の下部絶縁膜、前記半導 体基板の主面上に、かつ該第2の下部絶縁膜の両端に配 置された極薄絶縁膜、賅極薄絶縁膜の上部に配置され た、前記第1の電荷蓄積層と同一材料から成る第2の電 荷蓄積層、前記第2の下部絶縁膜および第2の電荷蓄積 層の上部に配置された、前記第1の上部絶縁膜と同一材 料から成る第2の上部絶縁膜、および、該第2の上部絶 50 ことを特徴とする半導体記憶装置の製造方法。

縁膜の上部に配置された第2のゲート電極、とを有する 揮発性半導体記憶装置とを具備することを特徴とする半 導体記憶装置。

【請求項6】 半導体基板の主面上に配置された第1の 下部絶縁膜、該第1の下部絶縁膜の中央の上部に配置さ れた第1の中間絶縁膜、前記第1の下部絶縁膜の端部の 上部に配置された第1の電荷蓄積層、前記第1の中間絶 縁膜および第1の電荷蓄積層の上部に配置された第1の 上部絶縁膜、該第1の上部絶縁膜の上部に配置された第 1のゲート電極、とを有する不揮発性半導体記憶装置

前記半導体基板の主面上に配置された極薄絶縁膜、該極 薄絶縁膜上に配置された、前記第1の電荷蓄積層と同一 材料から成る第2の電荷蓄積層、該第2の電荷蓄積層上 に配置された第2の上部絶縁膜、該第2の上部絶縁膜上 に配置された第2のゲート電極、とを有する揮発性半導 体記憶装置とを具備することを特徴とする半導体記憶装 置。

【請求項7】 半導体基板の主面上に配置された下部絶 20 緑膜と、

前記半導体基板の主面上に、かつ該下部絶縁膜の両端に 配置された極薄絶縁膜と、

該極薄絶縁膜の上部に配置された電荷蓄積層と、

前記下部絶縁膜および電荷蓄積層の上部に配置された上 部絶縁膜と、

該上部絶縁膜の上部に配置されたゲート電極とを有する ことを特徴とする揮発性半導体記憶装置。

【請求項8】 半導体基板の主面上に配置された極薄絶 縁膜と、

30 該極薄絶縁膜上に配置された電荷蓄積層と、

該電荷蓄積層上に配置された絶縁膜と、

該絶縁膜上に配置されたゲート電極とを有することを特 徴とする揮発性半導体記憶装置。

【請求項9】 半導体基板の主面上の一部に、第1の絶 縁膜を形成する工程と、

該第1の絶縁膜の上部および前記半導体基板の主面の一 部以外に、第2および第3の絶縁膜を順次形成する工程

該第3の絶縁膜の上部にゲート電極構成材料を堆積する 工程と、

該ゲート電極構成材料、前記第3の絶縁膜、前記第2の 絶縁膜および第1の絶縁膜をパターニングすることで、 第1のゲート電極を形成する工程と、

前記ゲート電極構成材料、前記第3の絶縁膜および第2 の絶縁膜をパターニングすることで、第2のゲート電極 を形成する工程と、

該第1および第2のゲート電極の両方の第2の絶縁膜の 端部を選択的に除去し、空間を形成する工程と、

該空間に電荷蓄積層を形成する工程とを少なくとも含む

【請求項10】 半導体基板の主面上に、第1、第2および第3の絶縁膜を順次形成する工程と、

該第3の絶縁膜の上部に第1のゲート電極構成材料を堆積した後、該ゲート電極構成材料、前記第3の絶縁膜、前記第2の絶縁膜および第1の絶縁膜をパターニングすることで、第1のゲート電極を形成する工程と、

該第1のゲート電極形成工程と同時に行われる工程であって、前記半導体基板の主面の一部に、前記ゲート電極構成材料、前記第3の絶縁膜、前記第2の絶縁膜および第1の絶縁膜を除去することで、第2のゲート電極形成 10 領域を形成する工程と、

前記第1のゲート電極の第2の絶縁膜の端部を選択的に 除去し、空間を形成する工程と、

前記半導体基板の主面上に、極薄絶縁膜を形成する工程 レ

前記半導体基板の主面上に、電荷蓄積層を構成する材料 を堆積した後、該電荷蓄積層構成材料を異方性エッチン グすることで、前記第1のゲート電極の空間に電荷蓄積 層を形成する工程と、

前記半導体基板の主面上に、第4の絶縁膜および第2の ゲート電極構成材料を堆積した後、該第2のゲート電極 構成材料、前記第4の絶縁膜、前記電荷蓄積層構成材料 および極薄絶縁膜をパターニングすることで、第2のゲ ート電極を形成する工程とを少なくとも含むことを特徴 とする半導体記憶装置の製造方法。

【請求項11】 半導体基板の主面上に配置された凸部

該凸部を含む前記半導体基板の主面上に配置された、第 1、第2および第3の絶縁膜から成る、ゲート絶縁膜 と、

前記第2の絶縁膜の端部に配置された電荷蓄積層と、 前記ゲート絶縁膜上に配置されたゲート電極とを有する ことを特徴とする不揮発性半導体記憶装置。

【請求項12】 半導体基板の主面上に、凸部を形成する工程と

該凸部を含む前記半導体基板の主面上に、第1、第2および第3の絶縁膜を順次形成し、該第1、第2および第3の絶縁膜から成るゲート絶縁膜を形成する工程と、

該ゲート絶縁膜の上部にゲート電極構成材料を堆積した 後、該ゲート電極構成材料およびゲート絶縁膜をパター 40 ニングすることで、ゲート電極を形成する工程と、

前記第2の絶縁膜の端部を選択的に除去し、空間を形成 する工程と、

該空間に電荷蓄積層を形成する工程とを少なくとも含む ことを特徴とする不揮発性半導体記憶装置の製造方法。

【請求項13】 半導体基板の主面上に配置された凸部と、

該凸部を含む前記半導体基板の主面上に配置された、第 1および第2の絶縁膜から成る、ゲート絶縁膜と、

該第1および第2の絶縁膜の間に配置された電荷蓄積層 50

٤.

前記ゲート絶縁膜上に配置されたゲート電極とを有する ことを特徴とする不揮発性半導体記憶装置。

【請求項14】 半導体基板の主面上に、凸部を形成する工程と、

該凸部を含む前記半導体基板の主面上に、第1の絶縁 膜、電荷蓄積層構成材料、および第3の絶縁膜を順次形 成する工程と、

該第1の絶縁膜、電荷蓄積層構成材料および第3の絶縁)膜をパターニングすることで、ゲート電極を形成する工 程とを少なくとも含むことを特徴とする不揮発性半導体 記憶装置の製造方法。

【請求項15】 半導体基板の主面上に配置された凹部と、

該凹部を含む前記半導体基板の主面上に配置された、第 1、第2および第3の絶縁膜から成る、ゲート絶縁膜 レ

前記第2の絶縁膜の端部に配置された電荷蓄積層と、 前記ゲート絶縁膜上に配置されたゲート電極とを有する ことを特徴とする不揮発性半導体記憶装置。

【請求項16】 半導体基板の主面上に、凹部を形成する工程と、

該凹部を含む前記半導体基板の主面上に、第1、第2および第3の絶縁膜を順次形成し、該第1、第2および第3の絶縁膜から成るゲート絶縁膜を形成する工程と、 該ゲート絶縁膜の上部にゲート電極構成材料を堆積した後、該ゲート電極構成材料およびゲート絶縁膜をパターニングすることで、ゲート電極を形成する工程と、

前記第2の絶縁膜の端部を選択的に除去し、空間を形成 30 する工程と、

該空間に電荷蓄積層を形成する工程とを少なくとも含む ことを特徴とする不揮発性半導体記憶装置の製造方法。

【請求項17】 半導体基板の主面上に配置された凹部 と、

該凹部を含む前記半導体基板の主面上に配置された、第 1および第2の絶縁膜から成る、ゲート絶縁膜と、

該第1および第2の絶縁膜の間に配置された電荷蓄積層 レ

前記ゲート絶縁膜上に配置されたゲート電極とを有することを特徴とする不揮発性半導体記憶装置。

【請求項18】 半導体基板の主面上に、凹部を形成する工程と

該凸部を含む前記半導体基板の主面上に、第1の絶縁 膜、電荷蓄積層構成材料、および第3の絶縁膜を順次形 成する工程と、

該第1の絶縁膜、電荷蓄積層構成材料および第3の絶縁 膜をパターニングすることで、ゲート電極を形成する工 程とを少なくとも含むことを特徴とする不揮発性半導体 記憶装置の製造方法。

) 【請求項19】 半導体基板の主面上に、凹部を形成す

る工程と、

該凹部を含む前記半導体基板の主面上に、第1、第2および第3の絶縁膜を順次形成し、該第1、第2および第3の絶縁膜から成るゲート絶縁膜を形成する工程と、

該ゲート絶縁膜の上部にゲート電極構成材料を堆積した後、該ゲート電極構成材料を化学的機械的研磨方法で除去することで、前記凹部に埋め込まれたゲート電極を形成する工程と、

前記第2の絶縁膜の端部を選択的に除去し、空間を形成 する工程と、

該空間に電荷蓄積層を形成する工程とを少なくとも含む ことを特徴とする不揮発性半導体記憶装置の製造方法。

【請求項20】 半導体基板の主面上に、凹部を形成する工程と、

該凹部を含む前記半導体基板の主面上に、第1の絶縁 膜、電荷蓄積層構成材料、および第3の絶縁膜を順次形 成する工程と、

該第3の絶縁膜の上部にゲート電極構成材料を堆積した 後、該ゲート電極構成材料を化学的機械的研磨方法で除 去することで、前記凹部に埋め込まれたゲート電極を形 成する工程とを少なくとも含むことを特徴とする不揮発 性半導体記憶装置の製造方法。

【請求項21】 半導体基板の主面上に、ゲート絶縁膜を介して、配置されたゲート電極と、

該ゲート電極の端部に配置された凹部と、

該凹部に、絶縁膜を介して、かつ、チャネル領域および ソースドレイン領域の両方の上部に配置された電荷蓄積 層とを有することを特徴とする不揮発性半導体記憶装 置。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、電気的に書き込み 消去可能な不揮発性半導体記憶装置およびその製造方 法、高速に書き込み読み出し可能な揮発性半導体記憶装 置およびその製造方法、ならびに不揮発性半導体記憶装 置と揮発性半導体記憶装置を同一チップ上に混載した半 導体記憶装置およびその製造方法に関する。

[0002]

【従来の技術】従来のEEPROM (Electrically Era sable and Programmable Read Only Memory) 等の不揮発性メモリでは、1つのセルに異なる2つのしきい値を実現することで、1つのセルに1ビット分の情報を記憶する。これに対してメモリ高密度化のため、1つのセルに4つ以上のしきい値を持たせ、2ビット分以上の情報を1つのセルに記憶する技術が提案されている (M. Bau er et al., ISSCC95, p. 132)。しかし、この技術を実現するには、しきい値電圧の正確な制御、しきい値電圧の小さな変化分の正確な検知、さらに従来以上の電荷保持信頼性が要求される。したがって、この技術では、実際には必ずしも従来と同等の性能を得ることはできな

い。また、この技術は、製造歩留りが低いという問題もある。このため、電荷を物理的に異なる複数の位置に蓄積することで複数ピット分の情報を記憶するセル構造が新たに提案されている (B. Eitan et al, IEDM96, p169, Fig6)。また、それに類似のセル構造として本発明者によってゲート電極の側壁に電荷蓄積層を設ける構造が以前に提案されている(米国特許番号第4881108号)。しかし、それらセル構造の製造工程は非常に複

雑なものであり、またチャネル領域の制御性も十分では 10 ないという問題がある。

【0003】一方、昨今のシステム・オン・チップの要求から電気的に書き込み消去可能な不揮発性メモリと高速に書き込み読み出し可能な揮発性メモリを同一のチップ上に実現する必要が高まっている。特に、EEPROMやフラッシュメモリ等の浮遊ゲート構造を有する不揮発性メモリと高速動作可能なダイナミックRAMを混載するVLSIの要求が急増している。ところが、近年のダイナミックRAMのメモリセルはトレンチ構造やスタック構造といった非常に複雑な3次元構造となってそのよりとすれば、そのメモリセル構造の違いから、製造プロセスは複雑化し、マスク工程数も増大する。したがって、その混載チップの製造コストは非常に大きなものとなってしまう。

【0004】浮遊ゲート型の不揮発メモリのメモリセル 構造を用いてダイナミックRAMのメモリセルを実現す れば、セル構造の共通化によって、製造プロセスは単純 化され、製造コストを低減することは可能である。しか し、その共通化されたメモリセルではダイナミックRA 30 Mの特徴である高速書き込みを実現することは困難であ る。

[0005]

【発明が解決しようとする課題】本発明は、上記事情に 鑑みて成されたものであり、簡単なセル構造で複数ビット分の情報を記憶することができる不揮発性半導体記憶 装置の構造を提供することを目的とする。

【0006】本発明の他の目的は、簡単な製造プロセスで複数ビット分の情報を記憶する不揮発性半導体記憶装置を製造する不揮発性半導体記憶装置の製造方法を提供40 することである。

【0007】本発明のさらに他の目的は、簡単なセル構造で電気的に書き込み消去可能な不揮発性メモリと高速書き込み読み出し可能な揮発性メモリを混載した半導体記憶装置の構造を提供することである。

【0008】本発明のさらに他の目的は、簡単な製造プロセスで電気的に書き込み消去可能な不揮発性メモリと高速書き込み読み出し可能な揮発性メモリを混載した半導体記憶装置の製造方法を提供することである。

[0009]

50 【課題を解決するための手段】上記目的を達成するため

に、本発明の第1の特徴は、半導体基板の主面上に、ゲート絶縁膜を介して、配置された第1のゲート電極と、第1のゲート電極の側面上に配置された電荷蓄積層と、第1のゲート電極の側面上に、電荷蓄積層を介して、配置された第2のゲート電極と、第1のゲート電極と第2のゲート電極とを、電気的に接続する導電層と、を少なくとも具備する不揮発性半導体記憶装置であることである。

【0010】本発明の第2の特徴は、半導体基板の主面上に配置された、第1、第2および第3の絶縁膜から成る、ゲート絶縁膜と、第2の絶縁膜の端部に配置された電荷蓄積層と、ゲート絶縁膜上に配置されたゲート電極と、を少なくとも具備する不揮発性半導体記憶装置であることである。

【0011】本発明の第3の特徴は、不揮発性半導体記 憶装置と揮発性半導体記憶装置とを混載する半導体記憶 装置であって、不揮発性半導体記憶装置は、半導体基板 の主面上に配置された第1の下部絶縁膜と、第1の下部 絶縁膜の中央の上部に配置された第1の中間絶縁膜と、 第1の下部絶縁膜の端部の上部に配置された第1の電荷 蓄積層と、第1の中間絶縁膜および第1の電荷蓄積層の 上部に配置された第1の上部絶縁膜と、第1の上部絶縁 膜の上部に配置された第1のゲート電極と、を少なくと も具備し、揮発性半導体記憶装置は、半導体基板の主面 上に配置された、第1の中間絶縁膜と同一材料から成る 第2の下部絶縁膜と、半導体基板の主面上に、かつ第2 の下部絶縁膜の両端に配置された極薄絶縁膜と、極薄絶 縁膜の上部に配置された、第1の電荷蓄積層と同一材料 から成る第2の電荷蓄積層と、第2の下部絶縁膜および 第2の電荷蓄積層の上部に配置された、第1の上部絶縁 30 膜と同一材料から成る第2の上部絶縁膜と、第2の上部 絶縁膜の上部に配置された第2のゲート電極と、を少な くとも具備する。

【0012】本発明の第4の特徴は、不揮発性半導体記憶装置と揮発性半導体記憶装置とを混載する半導体記憶装置であって、不揮発性半導体記憶装置は、半導体基板の主面上に配置された第1の下部絶縁膜と、第1の下部絶縁膜の中央の上部に配置された第1の中間絶縁膜と、第1の下部絶縁膜の端部の上部に配置された第1の電荷蓄積層と、第1の中間絶縁膜および第1の電荷蓄積層の上部に配置された第1の上部絶縁膜と、第1の上部絶縁膜の上部に配置された第1のゲート電極と、を少なくとも具備し、揮発性半導体記憶装置は、半導体基板の主面上に配置された極薄絶縁膜と、極薄絶縁膜上に配置された、第1の電荷蓄積層と同一材料から成る第2の電荷蓄積層と、第2の電荷蓄積層上に配置された第2の上部絶縁膜と、第2の上部絶縁膜上に配置された第2のゲート電極と、第2の上部絶縁膜上に配置された第2のゲート電極と、を少なくとも具備する。

【0013】本発明の第5の特徴は、半導体基板の主面 と第2ゲート 上に配置された凸部または凹部と、凸部または凹部を含 50 接続される。

む半導体基板の主面上に配置された、第1、第2および 第3の絶縁膜から成る、ゲート絶縁膜と、第2の絶縁膜 の端部に配置された電荷蓄積層と、ゲート絶縁膜上に配 置されたゲート電極と、を少なくとも具備する不揮発性 半導体記憶装置であることである。

【0014】本発明の第6の特徴は、半導体基板の主面上に配置された凸部または凹部と、凸部または凹部を含む半導体基板の主面上に配置された、第1および第2の絶縁膜から成る、ゲート絶縁膜と、第1および第2の絶縁膜の間に配置された電荷蓄積層と、ゲート絶縁膜上に配置されたゲート電極と、を少なくとも具備する不揮発性半導体記憶装置であることである。

【0015】本発明の第7の特徴は、半導体基板の主面上に、ゲート絶縁膜を介して、配置されたゲート電極と、ゲート電極の端部に配置された凹部と、凹部に、絶縁膜を介して、配置された電荷蓄積層を、を少なくとも具備し、電荷蓄積層は、チャネル領域およびソースドレイン領域の両方の上部に配置される不揮発性半導体記憶装置であることである。

[0016]

【発明の実施の形態】以下図面を参照して、本発明の実施の形態を説明する。以下の図面の記載において、同一または類似の部分には同一または類似の符号を付している。ただし、図面は模式的なものであり、厚みと平面寸法との関係、各層の厚みの比率等は現実のものとは異なることに留意すべきである。したがって、具体的な厚みや寸法は以下の説明を参酌して判断すべきものである。また図面相互間においても互いの寸法の関係や比率が異なる部分が含まれていることはもちろんである。

【0017】(第1の実施の形態)図1は、本発明の第 1の実施の形態に係る不揮発性半導体メモリのメモリセ ル構造を示す断面図である。このメモリセルは、n型M OSトランジスタで構成される。本発明の第1の実施の 形態に係る不揮発性半導体メモリのメモリセル構造で は、p型半導体基板1の表面にゲート絶縁膜2を介して 第1ゲート電極3が設けられ、第1ゲート電極3の両側 面には電荷蓄積層4(4a,4b)が設けられる。この 電荷蓄積層4は積層構造を有しており、第1層が第1酸 化膜5、第2層が窒化膜6、第3層が第2酸化膜7で構 成される。さらに、電荷蓄積層4の上部には第2ゲート 電極8が設けられる。電荷蓄積層4の側面にはサイドウ オールスペーサ9が設けられ、このサイドウォールスペ ーサ9の下部のp型半導体基板1には、チャネル領域に 接する低不純物濃度のn一型拡散層10と、このn一型 拡散層10の外側に位置する高不純物濃度の n ⁺型拡散 層11が設けられる。第1ゲート電極3、電荷蓄積層 4、第2ゲート電極8およびn⁺型拡散層11それぞれ の表面には導電層12が設けられる。第1ゲート電極3 と第2ゲート電極8はこの導電層12を介して電気的に

【0018】本発明の第1の実施の形態に係る不揮発性 半導体メモリのメモリセルは、ソース領域およびドレイ ン領域を低不純物濃度のn^一型拡散層10と高不純物濃 度のn⁺型拡散層11で構成したLDD (Lightly dope d drain) 構造を有している。そして、第1ゲート電極 3の両側面には電荷蓄積層4が形成され、この2つの電 荷蓄積層4の窒化膜6に保持された電子の有無によって 生じるしきい値電圧の変化分を記憶情報の"00"、

"01"、"10"、"11"に対応させる。さらに、電 荷蓄積層4の上部に第2ゲート電極8を形成し、この第 10 2のゲート電極8を第1ゲート電極3に電気的接続する ことで、チャネル領域の制御性を高め、しきい値電圧変 化分の検知を容易にする。

【0019】次に、本発明の第1の実施の形態に係る不 揮発性メモリの動作について図2乃至図4を用いて説明 する。図2は、書き込み動作を説明する不揮発性メモリ の断面図である。図3は、読み出し動作を説明する不揮 発性メモリの断面図である。図4は、消去動作を説明す る不揮発性メモリの断面図である。図2に示すように、 メモリセルの書き込み時には、ゲートGに高電圧(~1 0 V) を印加し、同時に電子を蓄積する電荷蓄積層 4 b に近接するドレインDに高電圧(~8V)を加え、近接 しないソースSを接地する。このように電圧を印加する と、チャネル熱電子 (Channel Hot Electron) が発生 し、この熱電子が電荷蓄積層4bの窒化膜6に捕獲され る。電荷蓄積層4bに電子が捕獲されると、セルトラン ジスタのしきい値電圧が変化する。メモリセルの読み出 しは、しきい値電圧の変化分を検知することで行われ る。具体的には、図3に示すように、ゲートGに電圧5 Vを加え、同時にドレインDに電圧3Vを印加し、電流 30 量の差をセンスアンプによって検知する。また、メモリ セルの消去は、図4に示すように、ゲートGに負電圧 (~-6V)を印加し、消去される電荷蓄積層4bに近 接するドレインDに正電圧(~9V)を印加し、電荷蓄 積層4 b に捕獲された電子を放出することで行われる。 なお、周知の通り、MOSトランジスタのソースSとド レインDとは対称に出来ており、一般にソースSとドレ インDとは入れ換えることが可能である。したがって、 上記の説明においても、ソースSとドレインDを入れ換 えることが可能である。

【0020】次に、本発明の第1の実施の形態に係る不揮発性半導体メモリのメモリセルの製造方法を図5乃至図9を用いて説明する。まず図5に示すように、p型半導体基板1上に熱酸化によって25nmのゲート絶縁膜2を形成する。続いて、p型半導体基板1全面にLPCVD(Low Pressure Chemical Vapor Deposition)法によりn型またはp型不純物をドープした300nmの多結晶シリコン膜を堆積した後、周知の露光技術およびエッチング技術によりパターニングし、第1ゲート電極3を形成する。

【0021】次に、図6に示すように、ソース領域およびドレイン領域を形成する領域のp型半導体基板1の表面のゲート絶縁膜2を除去した後、p型半導体基板1を900℃~1200℃の酸化雰囲気中で熱酸化し、10nmの第1酸化膜5を形成する。そして、第1酸化膜5上にLPCVD法により10nm~100nmの窒化膜6を堆積し、その後900℃の水素燃焼酸化あるいはCVD法により窒化膜6表面に5nm程度の第2酸化膜7を形成する。

【0022】次に、図7に示すように、第2酸化膜7上にたとえばLPCVD法により25~250nm程度の多結晶シリコンを堆積した後、RIE(Reactive Ion Etching)法による異方性エッチングを行い、この多結晶シリコン膜、第1酸化膜5、窒化膜6および第2酸化膜7をそれらの膜厚分だけ除去することで、上部に第2ゲート電極8を有する電荷蓄積層4を第1ゲート電極側面に形成する。

【0023】次に、図8に示すように、低不純物濃度の n^型拡散層10を形成する。n^型拡散層10はイオ ン注入技術により第1ゲート電極3および電荷蓄積層4 をマスクとしてn型不純物を注入し、その後の熱処理に よって注入した不純物を活性化することで形成される。

【0024】次に、図9に示すように、電荷蓄積層4の側壁にサイドウォールスペーサ9を形成した後、高不純物濃度のn⁺型拡散層11を形成する。n⁺型拡散層11はイオン注入技術により第1ゲート電極3、電荷蓄積層4およびサイドウォールスペーサ9をマスクとしてn型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成される。

【0025】次に、p型半導体基板1の全面にCVD法またはスパッタ法によってタングステン、チタン、コパルトなどの高融点金属膜を堆積し、続いて、p型半導体基板1を不活性雰囲気中で熱処理することにより第1ゲート電極3、電荷蓄積層4、第2ゲート電極8およびn+型拡散層11それぞれの表面に高融点金属シリサイドで構成される導電層12を形成する。この時、第1ゲート電極3および第2ゲート電極8上の高融点金属シリサイド層がブリッジングするように、第1酸化膜5、窒化膜6、第2酸化膜7、特に、窒化膜6の膜厚が設定されている必要がある。導電層12形成後、上記以外の領域に残った未反応の高融点金属を除去すれば、図1に示したメモリセル構造が完成する。

【0026】なお、図示はしないが、図1のメモリセル 構造完成後、層間絶縁膜形成工程、コンタクトホール形 成工程、配線形成工程、パッシベイション膜形成工程等 の通常のCMOS製造工程を順次経て、最終的な不揮発 性メモリセルが完成する。

【0027】本発明の第1の実施の形態によれば、電荷蓄積層4の上部にも第2ゲート電極8を設けたので、しきい値電圧の制御性が向上する。なお、本発明の第1の

実施の形態では、メモリセルを n型MOSトランジスタ で構成する場合について説明したが、p型MOSトラン ジスタで構成する場合であっても同様の効果が得られる。また、メモリセルはLDD構造を有しているが、シングルドレイン構造、ダブルドレイン構造であっても構わない。

【0028】 (第2の実施の形態) 次に、本発明の第2 の実施の形態を説明する。図10は、本発明の第2の実 施の形態に係る不揮発性半導体メモリのメモリセル構造 を示す断面図である。このメモリセルはn型MOSトラ ンジスタで構成される。本発明の第2の実施の形態に係 る不揮発性メモリのメモリセル構造では、p型半導体基 板1の表面に第1ゲート絶縁膜13を介して第2ゲート 絶縁膜14が設けられる。そして、第2ゲート絶縁膜1 4の両端には電荷蓄積層 4 a 、 4 b が形成される。第2 ゲート絶縁膜14および電荷蓄積層4a、4b上には第 3ゲート絶縁膜15を介してゲート電極3が設けられ る。ゲート電極3の側面には酸化膜16を介してサイド ウォールスペーサ9が設けられ、このサイドウォールス ペーサ9の下部のp型半導体基板1には、チャネル領域 に接する低不純物濃度のn 型拡散層10と、このn -型拡散層10の外側に位置する高不純物濃度のn+型拡 散層11が設けられる。ゲート電極3およびn⁺型拡散 層11それぞれの表面には導電層12が設けられる。

【0029】本発明の第2の実施の形態に係る不揮発性 半導体メモリのメモリセルは、ソース領域およびドレイ ン領域を低不純物濃度のn⁻型拡散層10と高不純物濃度のn⁺型拡散層11で構成したLDD構造を有してい る。そして、ゲート絶縁膜が第1ゲート絶縁膜13(下層)、第2ゲート絶縁膜14(中間層)および第3ゲート絶縁膜15(上層)からなる3層積層膜で構成され、第2ゲート絶縁膜14の両端部には電荷蓄積層4aおよび4bが形成される。この2つの電荷蓄積層4aおよび4bに電子を蓄積し、その蓄積状態は(1)電荷蓄積層4a、4bのいずれも電子を蓄積していない状態、

- (2) 電荷蓄積層 4 a のみが電子を蓄積している状態、
- (3) 電荷蓄積層4bのみが電子を蓄積している状態、
- (4) 電荷蓄積層4a、4b共に電子を蓄積している状態、の4つの状態をとり得る。この2つの電荷蓄積層4aおよび4bに保持された電子の有無によって生じるしきい値電圧の変化分を記憶情報の"00"、"01"、

"10"、"11"に対応させる。また、このメモリセル 構造では電荷蓄積層4a、4bはチャネル領域端部の上 方に位置するので、チャネル領域中央部のしきい値電圧 はチャネル領域の不純物濃度のみで決まり、電荷蓄積層 4a、4bの電子の蓄積状態に依存しない。したがっ て、電荷蓄積層4a、4bの電子の過不足による過消去 (over-erase) は防止され、それにより過消去に起因す るリーク不良、プログラム不良、読み出し不良等は生じ 得ない。また、ソース領域とドレイン領域間のリーク電 50

流はゲート電圧のみで抑制でき、高信頼性の不揮発性半 導体メモリを実現できる。電荷蓄積層4aおよび4bは CVD法による電荷蓄積能力の高いシリコン窒化膜で構 成すればよい。シリコン窒化膜の離散的な電荷捕獲準位 に電子を蓄積することで、下部絶縁膜の膜質に影響を受 け難い電荷保持特性を得ることができるからである。ま た、シリコン膜、多結晶シリコン膜で構成すれば安価に 製造できる。さらに、第1ゲート絶縁膜13、第3ゲー ト絶縁膜15をシリコン酸化膜(SiO₉膜)の2倍程 度の誘電率を有するシリコン窒化膜(Si3N4膜)で 構成すれば、シリコン酸化膜換算膜厚が4mm~11m m程度の非常に薄いゲート絶縁膜を安定して実現でき る。たとえばシリコン酸化膜換算膜厚が5 n m のシリコ ン窒化膜の実質膜厚は10mm程度なので、直接トンネ ル(DT)注入も誘起されない。したがって、電子の注 入抽出動作時の電圧は低電圧化され、メモリセルの微細 化のみならず周辺高電圧動作素子の微細化も可能とな る。

【0030】本発明の第2の実施の形態に係る不揮発性 半導体メモリのメモリセルでは、ソース領域およびドレイン領域の耐圧向上の目的でn^一型拡散層10を設け、 LDD構造を構成しているが、シングルドレイン構造、 ダブルドレイン構造でソース領域およびドレイン領域を 構成してもよい。第2ゲート絶縁膜14は電荷蓄積層4 a-4b間のリークを防止するが、たとえばシリコン酸 化膜で構成することができる。また、第2ゲート絶縁膜 14に高誘電率を有する金属酸化膜を用いれば、チャネル領域中央の電流伝達特性を向上できる。金属酸化膜と してはたとえばTiO₂、Ta₂O₅、Al₂O₅、P ZT、SBTがある。

【0031】次に、本発明の第2の実施の形態に係る不 揮発性メモリの動作について図11および図12を用い て説明する。図11は、書き込み動作を説明する不揮発 性メモリの断面図である。図12は、消去動作を説明す る不揮発性メモリの断面図である。図11に示すよう に、メモリセルの書き込み時には、ゲートGに7~8V 程度、ドレインDに5V程度をそれぞれ印加し、ソース Sを接地する。このように電圧を印加し、チャネル熱電 子(CHE)で電子をドレイン領域側の電荷蓄積層4b に注入する。ソース領域側の電荷蓄積層 4 a に電子を注 入する場合には、ドレインD、ソースSそれぞれに印加 する電圧を上記の場合と入れ換えれば良い。一方、メモ リセルの消去は、図12に示すように、ゲートGに負電 圧(~-5V)を印加し、ファウラー・ノルドハイム (FN)型トンネル電流を利用して電荷蓄積層 4 a 、 4 bから電子を引き抜くことで行われる。また、ゲート電 極3が複数のメモリセルで共有されている場合には、そ れらのメモリセルから同時に電子を引き抜くことができ る。この場合、ソースS、ドレインDはp型半導体基板 1と同電位とすればよい。また、p型半導体基板1の電

位とは異なる正電圧をドレインDに印加し、ソースSを 浮遊電位(Floating)とすれば、ドレインD側の電荷蓄 積層4aのみから電子を引き抜くことも可能である。ソ ースS側の電荷蓄積層4bのみから電子を引き抜く場合 にはソースSに正電圧を印加し、ドレインDを浮遊電位 とすればよい。

【0032】メモリセルの書き込みは、メモリセルの消 去と同様、FN電流を利用して行うこともできる。ゲー トGとp型半導体基板1間に10V程度を印加し、FN 電流で電子を電荷蓄積層4a、4bに注入する。この場 合、ゲートGが共通する複数のメモリセルには同時に電 子を注入できる。

【0033】また図示はしないが、メモリセルの読み出 しは、ソースSとドレインDの間を流れる読み出し電流 を検知することで行われる。電荷蓄積層 4 a 、 4 b の蓄 積状態によってソース領域、ドレイン領域近傍の電流伝 **達特性(チャネルコンダクタンス)が変調することを利** 用するものである。ソースS、ドレインDのどちらにパ イアスするかは電流伝達特性の変調が顕著に現れる方を 選択すればよい。電荷蓄積層4aおよび4bの4つの蓄 **積状態によって4つの異なる電流伝達特性が得られ、そ** れにより1つのセルで2ビット分の情報を記憶できる。

【0034】次に、本発明の第2の実施の形態に係る不 揮発性半導体メモリのメモリセルの製造方法を図13万 至図19を用いて説明する。まず図13に示すように、 p型半導体基板1全面に電荷蓄積能力の小さいシリコン 窒化膜を堆積し、10nm程度の第1ゲート絶縁膜13 を形成する。電荷蓄積能力の小さいシリコン窒化膜の堆 積はたとえば J V D (Jet-Vapor-Deposition) 法で行 う。JVD法についてはたとえば参考文献「T. P. Ma, IEEE Transactions on Electron Devices, Volume 45 N umber 3, March 1998 p680」に記載される。第1ゲート 絶縁膜13形成後、CVD法によりシリコン酸化膜を堆 積し、5~10nm程度の第2ゲート絶縁膜14を形成 する。続いてJVD法により電荷蓄積能力の小さいシリ コン窒化膜を堆積し、10 nm程度の第3ゲート絶縁膜 15を形成する。

【0035】次に、図14に示すように、p型半導体基 板1全面にLPCVD法によりn型またはp型不純物を ドープした50~250nm程度の多結晶シリコン膜を 堆積した後、露光技術およびエッチング技術によりパタ ーニングし、ゲート電極3を形成する。続いて、ゲート 電極3をマスクとしてソース領域およびドレイン領域を 形成する領域のp型半導体基板1の表面の第1ゲート絶 縁膜13、第2ゲート絶縁膜14および第3ゲート絶縁 膜15を自己整合的にドライエッチングする。

【0036】次に、図15に示すように、電荷蓄積層形 成のための空間17を形成する。この空間17は、第1 ゲート酸化膜13および第3ゲート絶縁膜15よりも第

グ液を用いて第2ゲート絶縁膜14の端部を選択的にウ エットエッチングすることで形成する。本発明の第2の 実施の形態では、第1ゲート酸化膜13および第3ゲー ト絶縁膜15をシリコン窒化膜で構成し、第2ゲート絶 縁膜14をシリコン酸化膜で構成しているので、エッチ ング液としてはたとえばフッ酸系を用いればよい。ま た、電荷蓄積層形成のための空間17は、エッチング液

14

を用いたウェットエッチング法に替えてHFガスを含む ガスを用いたプラズマドライエッチング法で形成しても よい。

【0037】次に、図16に示すように、p型半導体基 板1全面にLPCVD法により電荷蓄積能力の高いシリ コン窒化膜18を電荷蓄積層形成のための空間17が完 全に埋め込まれるように堆積する。そして、図17に示 すように、p型半導体基板1全面に対してRIEによる 異方性エッチングを行い、電荷蓄積能力の高いシリコン 窒化膜で構成された電荷蓄積層 4 a および 4 b を形成す る。

【0038】次に、図18に示すように、p型半導体基 板1全面に酸化膜16を形成した後、低不純物濃度の n ⁻⁻型拡散層10を形成する。n ̄型拡散層10はイオン 注入技術によりゲート電極3をマスクとしてn型不純物 を注入し、その後の熱処理によって注入した不純物を活 性化することで形成する。

【0039】次に、図19に示すように、ゲート電極3 の側壁にサイドウォールスペーサ9を形成した後、高不 純物濃度の n ⁺型拡散層 1 1 を形成する。 n ⁺型拡散層 11はイオン注入技術によりゲート電極3およびサイド ウォールスペーサ9をマスクとしてn型不純物を注入 し、その後の熱処理によって注入した不純物を活性化す ることで形成する。

【0040】次に、p型半導体基板1の全面にCVD法 またはスパッタ法によってタングステン、チタン、コバ ルトなどの高融点金属膜を堆積し、続いて、p型半導体 基板1を不活性雰囲気中で熱処理することによりゲート 電極3およびn⁺型拡散層11それぞれの表面に高融点 金属シリサイドで構成される導電層12を形成する。導 電層12形成後、上記以外の領域に残った未反応の高融 点金属を除去すれば、図10に示したメモリセル構造が 完成する。

【0041】なお、図示はしないが、図10のメモリセ ル構造完成後、層間絶縁膜形成工程、コンタクトホール 形成工程、配線形成工程、パッシベイション膜形成工程 等の通常のCMOS製造工程を順次経て、最終的な不揮 発性メモリセルが完成する。

【0042】このように、本発明の第2実施の形態で は、電荷蓄積層4aおよび4bをゲート電極3の両端の 下方に自己整合的に形成することができる。したがっ て、セルトランジスタのゲート長方向の微細化が可能と 2ゲート絶縁膜14のエッチング速度が大きいエッチン 50 なる。それにより、大容量、高密度の不揮発性半導体メ モリを提供できる。また、ビット当りのセル面積は従来 と比べてほぼ半減され、大幅に縮小された不揮発性半導 体メモリを実現できる。

【0043】また、電荷蓄積層4aおよび4bのチャネ ル長方向の幅は第1ゲート絶縁膜13および第3ゲート 絶縁膜15と第2ゲート絶縁膜14のエッチング速度差 およびエッチング時間の調節によって容易に制御でき る。それにより、電荷蓄積層4 a および4 b を対称に配 置できる。そして、電荷蓄積層4aと4bは第2ゲート 絶縁膜14によって電気的に完全に分離されるので、電 荷蓄積層14aと14b間の相互作用は起こらない。さ らに、電荷蓄積層4aおよび4bは、ソース領域、ドレ イン領域、ゲート電極3およびチャネル領域から、第1 の絶縁膜13、第3の絶縁膜15および酸化膜16によ って完全に絶縁されるので、電荷保持特性の優れた不揮 発性半導体メモリを提供できる。電荷蓄積層 4 a および 4 b はゲート電極 3 の端部からチャネル領域方向に延在 して形成され、電荷蓄積層4aおよび4bのうちのチャ ネル領域側の部分の電荷蓄積状態によってメモリセルの 電流伝達特性ほぼ決まる。したがって、この部分のゲー ト長方向の長さを限界まで縮小すれば、より微細な不揮 発性半導体メモリを提供できる。

【0044】さらに、セル構造は通常のCMOS工程で 容易に実現可能であるので、既存の製造ラインを使用し 低コストで不揮発性半導体メモリを製造できる。

【0045】 (第3の実施の形態) 次に、本発明の第3 の実施の形態を説明する。本発明の第3の実施の形態 は、図10に示した第2の実施の形態において、第1ゲ ート絶縁膜13をシリコン酸化膜、第2ゲート絶縁膜1 4をシリコン窒化膜、第3ゲート絶縁膜15をシリコン 酸化膜に置き換えたものである。以下、本発明の第3の 実施の形態に係る不揮発性半導体メモリのメモリセルの 製造方法を、図13乃至図15を参照して説明する。

【0046】本発明の第3の実施の形態に係る不揮発性 半導体メモリのメモリセルは、まず、p型半導体基板1 を熱酸化し、10nm程度のシリコン酸化膜で構成され る第1ゲート絶縁膜13を形成する。第1ゲート絶縁膜 13形成後、JVD法による電荷蓄積能力の低いシリコ ン窒化膜を堆積し、5~10nm程度の第2ゲート絶縁 膜14を形成する。続いて、CVD法によりシリコン酸 40 化膜を堆積し、10nm程度の第3ゲート絶縁膜15を 形成する(図13参照)。

【0047】次に、p型半導体基板1全面にLPCVD 法によりn型またはp型不純物をドープした50~25 Onm程度の多結晶シリコン膜を堆積した後、露光技術 およびエッチング技術によりパターニングし、ゲート電 極3を形成する。続けて、ゲート電極3をマスクとして ソース領域およびドレイン領域を形成する領域の p 型半 導体基板1の表面の第1ゲート絶縁膜13、第2ゲート

ドライエッチングする (図14参照)。

16

【0048】次に、p型半導体基板1を熱酸化し、p型 半導体基板1全面に薄いシリコン酸化膜を形成する。そ の後、電荷蓄積層形成のための空間17を形成する。こ の電荷蓄積層形成のための空間 17は、第1ゲート酸化 膜13および第3ゲート絶縁膜15よりも第2ゲート絶 緑膜14のエッチング速度が大きいエッチング液を用い て第2ゲート絶縁膜14の端部を選択的にウェットエッ チングすることで形成する。本発明の第3の実施の形態 では、第1ゲート酸化膜13および第3ゲート絶縁膜1 5をシリコン酸化膜で構成し、第2ゲート絶縁膜14を シリコン窒化膜で構成しているので、エッチング液とし てはたとえばリン酸系を用いればよい。なお、シリコン 窒化膜14は熱酸化処理によってはほとんど酸化されな いので、第2ゲート絶縁膜の側面には酸化膜は形成され ず、このためエッチングの選択性は向上する(図15参 照)。また、電荷蓄積層形成のための空間17は、エッ チング液を用いたウェットエッチング法に替えてCFィ ガスを含むガスを用いたプラズマドライエッチング法で 形成してもよい。その後の工程は第2の実施の形態と同 一である。

【0049】(第4の実施の形態)次に、本発明の第4 の実施の形態を説明する。図20は、本発明の第4の実 施の形態に係る不揮発性半導体メモリのメモリセル構造 を示す断面図である。本発明の第4の実施の形態は、メ モリセルをp型MOSトランジスタで構成した例であ る。図20に示すように、本発明の第4の実施の形態に 係る不揮発性メモリのメモリセル構造では、n型半導体 基板19の表面に第1ゲート絶縁膜13を介して第2ゲ ート絶縁膜14が設けられる。そして、第2ゲート絶縁 膜14の両端には電荷蓄積層4a、4bが形成される。 第2ゲート絶縁膜14および電荷蓄積層4a、4b上に は第3ゲート絶縁膜15を介してゲート電極3が設けら れる。ゲート電極3の側面には酸化膜16を介してサイ ドウォールスペーサ9が設けられ、このサイドウォール スペーサ9の下部の n型半導体基板19には、チャネル 領域に接する低不純物濃度のp^一型拡散層20と、この p ⁻型拡散層20の外側に位置する高不純物濃度のp ⁺ 型拡散層21が設けられる。ゲート電極3およびp⁺型 拡散層21それぞれの表面には導電層12が設けられ る。

【0050】次に、本発明の第4の実施の形態に係る不 揮発性メモリの動作について図21および図22を用い て説明する。図21は、書き込み動作を説明する不揮発 性メモリの断面図である。図22は、消去動作を説明す る不揮発性メモリの断面図である。図21に示すよう に、メモリセルの書き込み時には、ゲートGに5V程 度、ドレインDに-5V程度をそれぞれ印加し、ソース Sを浮遊電位とする。このように電圧を印加し、バンド 絶縁膜14および第3ゲート絶縁膜15を自己整合的に 50 ーバンド間トンネル現象起因の電子にドレイン領域近傍

の電界でエネルギーを与え、ドレイン領域側の電荷蓄積 層4 bに電子を注入する。ソース領域側の電荷蓄積層4 aに電子を注入する場合には、ドレインD、ソースSそ れぞれに印加する電圧を上記と入れ替えればよい。一 方、メモリセルの消去は、図22に示すように、ゲート Gに負電圧(~-5V)を印加し、FN電流を利用して 電荷蓄積層4a、4bから電子を引き抜くことで行われ る。また、ゲートGが複数のメモリセルで共有されてい る場合には、それらのメモリセルから同時に電子を引き 抜くことができる。この場合、ソースSおよびドレイン Dはn型半導体基板19と同電位あるいは浮遊電位とす

【0051】メモリセルの書き込みは、本発明の第2の 実施の形態の場合のようにチャネル熱電子を利用しても 行うことが可能である。この場合、ゲートGに-2.5 V程度、ドレインDに-5 V程度をそれぞれ印加し、ソ ースSを接地する。このように電圧を印加し、チャネル 熱電子で電子をドレイン領域側の電荷蓄積層 4 b に注入 する。一方、ソース領域側の電荷蓄積層 4 a に電子を注 入する場合にはドレインD、ソースSそれぞれに印加す る電圧を入れ替えればよい。

【0052】また図示はしないが、メモリセルの読み出 しは、ソースSとドレインDの間を流れる読み出し電流 を検知することで行われる。電荷蓄積層4a、4bの蓄 積状態によってソース領域、ドレイン領域近傍の電流伝 **達特性(チャネルコンダクタンス)が変調することを利** 用するものである。ソースS、ドレインDのどちらにバ イアスするかは電流伝達特性の変調が顕著に現れる方を 選択すればよい。電荷蓄積層4aおよび4bの4つの蓄 **積状態によって4つの異なる電流伝達特性が得られ、そ** れにより1つのセルで2ビット分の情報を記憶できる。 【0053】 (第5の実施の形態) 次に、本発明の第5 の実施の形態を説明する。一般に、半導体メモリでは、 メモリセルアレイの周辺に周辺回路を配置する。たとえ ばその周辺回路としてデコーダー、書き込み/消去回 路、読み出し回路、アナログ回路、各種のI/O回路、 各種のキャパシタ回路等がある。本発明の第5の実施の 形態では、これら周辺回路を構成するMOSトランジス タを第2~第4の実施の形態のメモリセルトランジスタ の製造工程を用いて同時に製造する例を示すものであ る。図23は、本発明の第5の実施の形態に係る不揮発 性半導体メモリの周辺回路を構成するMOSトランジス タの構造を示す断面図である。図23に示すように、本 発明の第5の実施の形態によれば、メモリセルトランジ スタ(メモリセルTr)以外にゲート絶縁膜の異なる7 種類のMOSトランジスタ (Tr1~Tr7) を実現で きる。なお、図23のメモリセルトランジスタは図10 に示したメモリセルトランジスタである。また、MOS トランジスタTr1~Tr7はすべてn型MOSトラン

拡散層10およびn+型拡散層11、導電層12は図面 を見易くするために省略してある。MOSトランジスタ Tr1~Tr7についても同様である。

18

【0054】次に、図23に示したMOSトランジスタ の製造方法を図24乃至図30を用いて説明する。まず 図24に示すように、p型半導体基板1全面にJVD法 により電荷蓄積能力の小さいシリコン窒化膜を堆積し、 10nm程度の第1ゲート絶縁膜13を形成する。第1 ゲート絶縁膜13形成後、周知の露光技術およびドライ エッチング技術によりp型半導体基板1上の一部の領域 の第1ゲート絶縁膜13を除去する。そして図25に示 すように、CVD法によりシリコン酸化膜を堆積し、5 ~10 n m程度の第2ゲート絶縁膜14を形成する。第 2ゲート絶縁膜14形成後、露光技術およびドライエッ チング技術により一部の領域の第2ゲート絶縁膜14を 除去する。続いて図26に示すように、JVD法により 電荷蓄積能力の小さいシリコン窒化膜を堆積し、10n m程度の第3ゲート絶縁膜15を形成する。第3ゲート 絶縁膜15形成後、露光技術およびドライエッチング技 術により一部の領域の第3ゲート絶縁膜15を除去す る。このようにして第1ゲート絶縁膜13、第2ゲート 絶縁膜14および第3ゲート絶縁膜15のうちの少なく とも1つから構成される7種類のゲート絶縁膜が実現さ

【0055】次に、図27に示すように、p型半導体基

板1全面にLPCVD法によりn型またはp型不純物を ドープした50~250nm程度の多結晶シリコン膜を 堆積した後、露光技術およびエッチング技術によりパタ ーニングし、複数のゲート電極3を形成する。さらに、 ゲート電極3をマスクとしてドライエッチングによりメ モリセルトランジスタ、MOSトランジスタそれぞれの ソース領域およびドレイン領域を形成する領域のp型半 導体基板1の表面の第1ゲート絶縁膜13、第2ゲート 絶縁膜14および第3ゲート絶縁膜15を除去する。 【0056】次に、図28に示すように、MOSトラン ジスタTr1~Tr7を形成する領域をフォトレジスト 22で覆い、メモリセルトランジスタを形成する領域を ウェットエッチングする。エッチング液は第1ゲート酸 化膜13および第3ゲート絶縁膜15よりも第2ゲート 絶縁膜14のエッチング速度が大きいものを利用する。 このウェットエッチングによりメモリセルトランジスタ を形成する領域の第2ゲート絶縁膜14の端部を選択的 にエッチングし、電荷蓄積層形成のための空間17を形 成する。本発明の第5の実施の形態では、第1ゲート酸 化膜13および第3ゲート絶縁膜15をシリコン窒化膜 で構成し、第2ゲート絶縁膜14をシリコン酸化膜で構 成しているので、エッチング液としてはたとえばフッ酸 系を用いればよい。そして、図29に示すように、p型 半導体基板1全面にLPCVD法により電荷蓄積能力の ジスタを示している。メモリセルトランジスタの n ⁻型 50 高いシリコン窒化膜18を電荷蓄積層形成のための空間

17が完全に埋め込まれるように堆積する。続いて図3 0に示すように、p型半導体基板1全面に対してRIE による異方性エッチングを行い、メモリセルトランジス タを形成する領域に電荷蓄積能力の高いシリコン窒化膜 で構成された電荷蓄積層4aおよび4bを形成する。そ の後の工程は本発明の第2の実施の形態と同じである。 【0057】本発明の第5の実施の形態によれば、膜厚 が異なるゲート絶縁膜を有する7種類のMOSトランジ スタTr1~Tr7をメモリセルトランジスタと同時に 製造できる。それにより、高電圧動作の高耐圧トランジ スタから極低電圧動作トランジスタまで多様な動作電圧 に対応したMOSトランジスタを提供できる。さらに、 n型MOSトランジスタ、p型MOSトランジスタ共に 実現できる。また、メモリセルトランジスタおよびMO SトランジスタTr1~Tr7のゲート電極3は同一材 料から構成され、同一の露光工程およびドライエッチン グ工程で形成される。したがって、フォトマスクの位置 合わせずれの少ない微細なトランジスタを提供できる。 【0058】 (第6の実施の形態) 次に、本発明の第6 の実施の形態について説明する。この第6の実施の形態 は、電気的に書き込み消去可能な不揮発性メモリと高速 に書き込み読み出し可能な揮発性メモリを同一のチップ 上に実現する例を示すものである。図31は、本発明の 第6の実施の形態に係る半導体記憶装置に搭載された不 揮発性メモリのメモリセル構造を示す断面図、図32 は、本発明の第6の実施の形態に係る半導体記憶装置に 搭載された揮発性メモリのメモリセル構造を示す断面図 である。図31の不揮発性メモリと図32の揮発性メモ リとは、同一チップ上に混載されるものである。

【0059】 (A) 不揮発性メモリ

図31に示すように、この第6の実施の形態に係る不揮 発性メモリのメモリセルはn型MOSトランジスタで構 成される。そして、この不揮発性メモリのメモリセル構 造では、p型半導体基板1の主面上に第1ゲート絶縁膜 13を介して第2ゲート絶縁膜14が設けられる。第2 ゲート絶縁膜14の両端には電荷蓄積層4(4a、4 b) が形成される。第2ゲート絶縁膜14および電荷蓄 積層4上には第3ゲート絶縁膜15を介してゲート電極 3が設けられる。ゲート電極3の側面には酸化膜16を 介してサイドウォールスペーサ9が設けられ、このサイ ドウォールスペーサ9の下部のp型半導体基板1の主面 には、チャネル領域に接する低不純物濃度の n ^一型拡散 層10と、このn 型拡散層10の外側に位置する高不 純物濃度のn⁺型拡散層11が設けられる。ゲート電極 3 および n ⁺型拡散層 1 1 それぞれの表面には導電層 1 2が設けられる。

【0060】本発明の第6の実施の形態に係る不揮発性メモリのメモリセルは、ソース領域およびドレイン領域を低不純物濃度のn^型拡散層10と高不純物濃度のn⁺型拡散層11.で構成したLDD構造を有している。そ

して、ゲート絶縁膜が第1のゲート絶縁膜13(下 層)、第2のゲート絶縁膜14(中間層)および第3の ゲート絶縁膜15(上層)からなる三層積層膜で構成さ れ、第2ゲート絶縁膜14の両端部には電荷蓄積層4 (4a, 4b) が形成される。この2つの電荷蓄積層 4 a および4 b に電子を蓄積し、その蓄積状態は(1)電 荷蓄積層4a、4bのいずれも電子を蓄積していない状 態、(2)電荷蓄積層 4 a のみが電子を蓄積している状 態、(3)電荷蓄積層4bのみが電子を蓄積している状 態、(4)電荷蓄積層 4 a、4 b 共に電子を蓄積してい る状態、の4つの状態をとり得る。この2つの電荷蓄積 層4aおよび4bに保持された電子の有無によって生じ るしきい値電圧の変化分を記憶情報の"00"、"0 1"、"10"、"11"に対応させる。また、このメモ リセル構造では電荷蓄積層 4 はチャネル領域端部の上方 に位置するので、チャネル領域中央部のしきい値電圧は チャネル領域の不純物濃度のみで決まり、電荷蓄積層 4 の電子の蓄積状態に依存しない。したがって、電荷蓄積 層4の電子の過不足による過消去 (over-erase) は防止 され、それにより過消去に起因するリーク不良、プログ ラム不良、読み出し不良等は生じ得ない。また、ソース 領域とドレイン領域間のリーク電流はゲート電圧のみで 抑制でき、高信頼性の不揮発性メモリを実現できる。電 荷蓄積層4はCVD法による電荷蓄積能力の高いシリコ ン窒化膜で構成すればよい。シリコン窒化膜の離散的な 電荷捕獲準位に電子を蓄積することで、下部絶縁膜の膜 質に影響を受け難い電荷保持特性を得ることができるか らである。また、シリコン膜、多結晶シリコン膜で構成 すれば安価に製造できる。さらに、第1ゲート絶縁膜1 3、第3ゲート絶縁膜15をシリコン酸化膜(SiOo 膜)の2倍程度の誘電率を有するシリコン窒化膜(Si 3 N 4 膜) で構成すれば、シリコン酸化膜換算膜厚が 4 nm~11nm程度の非常に薄いゲート絶縁膜を安定し て実現できる。たとえばシリコン酸化膜換算膜厚が 5 n mのシリコン窒化膜の実質膜厚は10nm程度なので、 直接トンネル(DT)注入も誘起されない。したがっ て、電子の注入抽出動作時の電圧は低電圧化され、メモ リセルの微細化のみならず周辺高電圧動作素子の微細化 も可能となる。

【0061】本発明の第6の実施の形態に係る不揮発性メモリのメモリセルでは、ソース領域およびドレイン領域の耐圧向上の目的でn^一型拡散層10を設け、LDD構造を構成しているが、シングルドレイン構造、ダブルドレイン構造でソース領域およびドレイン領域を構成してもよい。第2ゲート絶縁膜14は電荷蓄積層4a-4b間のリークを防止するが、たとえばシリコン酸化膜で構成することができる。また、第2ゲート絶縁膜14に高誘電率を有する金属酸化膜を用いれば、チャネル領域中央の電流伝達特性を向上できる。金属酸化膜としてはたとえばTiO2、Ta2O5、Al2O5、PZT、

SBTがある。

【0062】次に、本発明の第6の実施の形態に係る不 揮発性半導体メモリの動作について図33および図34 を用いて説明する。図33は、書き込み動作を説明する 不揮発性メモリの断面図である。図34は、消去動作を 説明する不揮発性メモリの断面図である。図33に示す ように、メモリセルの書き込み時には、ゲートGに7~ 8 V程度、ドレインDに5 V程度をそれぞれ印加し、ソ ースSを接地する。このように電圧を印加し、チャネル 熱電子(CHE)で電子をドレイン領域側の電荷蓄積層 4 bに注入する。ソース領域側の電荷蓄積層 4 b に電子 を注入する場合には、ドレインD、ソースSそれぞれに 印加する電圧を上記と入れ替えればよい。一方、メモリ セルの消去は、図34に示すように、ゲートGに負電圧 (~-5V) を印加し、ファウラー・ノルドハイム (F N)型トンネル電流を利用して電荷蓄積層4a、4bか ら電子を引き抜くことで行われる。また、ゲートGが複 数のメモリセルで共有されている場合には、それらのメ モリセルから同時に電子を引き抜くことができる。この 場合、ソースS、ドレインDはp型半導体基板1と同電 位とすればよい。また、p型半導体基板1の電位とは異 なる正電圧をドレイン電極に印加し、ソース電極を浮遊 電位 (Floating) とすれば、ドレイン電極側の電荷蓄積 層4bのみから電子を引き抜くことも可能である。ソー ス電極側の電荷蓄積層4aのみから電子を引き抜く場合 にはソース電極に正電圧を印加し、ドレイン電極を浮遊 電位とすればよい。

【0063】メモリセルの書き込みは、メモリセルの消去と同様、FN電流を利用して行うこともできる。ゲートGとp型半導体基板1間に10V程度を印加し、FN電流で電子を電荷蓄積層4a、4bに注入する。この場合、ゲートGが共通する複数のメモリセルには同時に電子を注入できる。

【0064】また図示はしないが、メモリセルの読み出しは、ソースSとドレインDの間を流れる読み出し電流を検知することで行われる。電荷蓄積層4a、4bの蓄積状態によってソース領域、ドレイン領域近傍の電流伝達特性(チャネルコンダクタンス)が変調することを利用するものである。ソースS、ドレインDのどちらにバイアスするかは電流伝達特性の変調が顕著に現れる方を選択すればよい。電荷蓄積層4aおよび4bの4つの蓄積状態によって4つの異なる電流伝達特性が得られ、それにより1つのセルで2ビット分の情報を記憶できる。

【0065】(B) 揮発性メモリ

積層4(4c、4d)が形成されるが、この電荷蓄積層4cおよび4dがトンネル絶縁膜23を介してp型半導体基板1の主面上に配置される点が図31の不揮発性メモリとは異なる。第2ゲート絶縁膜14および電荷蓄積層4上には第3ゲート絶縁膜15を介してゲート電極3が設けられる。ゲート電極3の側面には酸化膜16を介してサイドウォールスペーサ9が設けられ、このサイドウォールスペーサ9の下部のp型半導体基板1の主面には、チャネル領域に接する低不純物濃度のn型拡散層

22

10と、この n^- 型拡散層10の外側に位置する高不純物濃度の n^+ 型拡散層11が設けられる。ゲート電極3 および n^+ 型拡散層11それぞれの表面には導電層12が設けられる。

【0066】本発明の第6の実施の形態に係る揮発性メ モリのメモリセルは、ソース領域およびドレイン領域を 低不純物濃度の n ⁻型拡散層 1 0 と髙不純物濃度の n ⁺ 型拡散層11で構成したLDD構造を有している。そし て、ゲート絶縁膜が第2のゲート絶縁膜14、トンネル 絶縁膜23および第3のゲート絶縁膜15で構成され、 第2ゲート絶縁膜14の両端部には電荷蓄積層4が形成 される。この2つの電荷蓄積層4cおよび4dに電子を 蓄積し、その蓄積状態は(1)電荷蓄積層4c、4dの いずれも電子を蓄積していない状態、 (2) 電荷蓄積層 4 c のみが電子を蓄積している状態、(3)電荷蓄積層 4 d のみが電子を蓄積している状態、(4)電荷蓄積層 4 c、4 d 共に電子を蓄積している状態、の4つの状態 をとり得る。この2つの電荷蓄積層4cおよび4dに保 持された電子の有無によって生じるしきい値電圧の変化 分を記憶情報の"00"、"01"、"10"、"11"に 対応させる。また、このメモリセル構造では電荷蓄積層 4はチャネル領域端部の上方に位置するので、チャネル 領域中央部のしきい値電圧はチャネル領域の不純物濃度 のみで決まり、電荷蓄積層4の電子の蓄積状態に依存し ない。したがって、電荷蓄積層4の電子の過不足による 過消去 (over-erase) は防止され、それにより過消去に 起因するリーク不良、プログラム不良、読み出し不良等 は生じ得ない。また、ソース領域とドレイン領域間のリ 一ク電流はゲート電圧のみで抑制でき、高信頼性の揮発 性メモリを実現できる。電荷蓄積層4はCVD法による 電荷蓄積能力の高いシリコン窒化膜で構成すればよい。 シリコン窒化膜の離散的な電荷捕獲準位に電子を蓄積す ることで、下部絶縁膜の膜質に影響を受け難い電荷保持 特性を得ることができるからである。また、シリコン 膜、多結晶シリコン膜で構成すれば安価に製造できる。 さらに、第3ゲート絶縁膜15をシリコン酸化膜(Si O₂膜)の2倍程度の誘電率を有するシリコン窒化膜 (Si 3N4膜)で構成すれば、シリコン酸化膜換算膜 厚が4 n m~11 n m程度の非常に薄いゲート絶縁膜を 安定して実現できる。たとえばシリコン酸化膜換算膜厚

ので、直接トンネル(DT)注入も誘起されない。した がって、電子の注入抽出動作時の電圧は低電圧化され、 メモリセルの微細化のみならず周辺高電圧動作素子の微 細化も可能となる。

【0067】本発明の第6の実施の形態に係る揮発性メ モリのメモリセルでは、ソース領域およびドレイン領域 の耐圧向上の目的でn一型拡散層10を設け、LDD構 造を構成しているが、シングルドレイン構造、ダブルド レイン構造でソース領域およびドレイン領域を構成して もよい。第2ゲート絶縁膜14は電荷蓄積層4c-4d 間のリークを防止するが、たとえばシリコン酸化膜で構 成することができる。また、第2ゲート絶縁膜14に高 誘電率を有する金属酸化膜を用いれば、チャネル領域中 央の電流伝達特性を向上できる。金属酸化膜としてはた とえばTiO2、Ta2O5、Al2O5、PZT、S BTがある。

【0068】本発明の第6の実施の形態に係る揮発性メ モリでは、電荷蓄積層4 c および4 d の下部にトンネル 絶縁膜23を配置している。トンネル絶縁膜23は直接 トンネリング可能な膜厚を有する薄膜のシリコン酸化膜 20 で構成され、ダイナミックRAMに要求される100n s以下での高速書き込み読み出しを可能とする。トンネ ル絶縁膜23をシリコン酸化膜で構成した場合、その膜 厚は3nm以下とすれば良い。また、3nm以下のシリ コン窒化膜で構成すれば、シリコン酸化膜換算膜厚が 1. 5 n m程度の非常に薄いゲート絶縁膜を安定して実 現できる。トンネル絶縁膜23を介する漏れ電流によっ て電荷蓄積層4に蓄積された電子は徐々に減っていくの で、実際は長期間のデータ保持は困難である。しかし、 通常のダイナミックRAMのリフレッシュ期間内で十分 再書き込み可能であり、ダイナミックRAMとしての動 作には全く問題ないと考える。このことは、C.H-J.Wann らによって1995IEDM digest p.867に示されている。

【0069】メモリセルの読み込みはソース電極とドレ イン電極の間を流れる読み出し電流を検知することで行 われる。電荷蓄積層4c、4dの蓄積状態によってソー ス領域、ドレイン領域近傍の電流伝達特性(チャネルコ ンダクタンス)が変調することを利用するものである。 ソース電極、ドレイン電極のどちらにバイアスするかは 電流伝達特性の変調が顕著に現れる方を選択すればよ い。電荷蓄積層4cおよび4dの4つの蓄積状態によっ て4つの異なる電流伝達特性が得られ、それにより1つ のセルで2ビット分の情報を記憶できる。

【0070】さらに、本発明の第6の実施の形態に係る 揮発性メモリは、電荷蓄積層4cおよび4dに電荷を注 入しなければ、通常のMOSトランジスタとして動作さ せることが可能である。

【0071】(C)不揮発性および揮発性混載メモリの 製造方法

次に、本発明の第6の実施の形態に係る不揮発性メモリ

および揮発性メモリのメモリセルの製造方法を図35乃 至図43および図44乃至図52を用いて説明する。図 35乃至図43は、本発明の第6の実施の形態に係る不 揮発性メモリの製造方法を示す断面図、図44乃至図5 2は、本発明の第6の実施の形態に係る揮発性メモリの 製造方法を示す断面図である。

24

【0072】まず図35および図44に示すように、p 型半導体基板 1 全面に電荷蓄積能力の小さいシリコン窒 化膜を堆積し、10nm程度の第1ゲート絶縁膜13を 形成する。第1ゲート絶縁膜13形成後、図35の不揮 発性メモリ形成領域をたとえばフォトレジストで覆い、 図44の揮発性メモリ形成領域の第1ゲート絶縁膜13 のみをたとえば加熱燐酸溶液を用いたウェットエッチン グ法により除去する。したがって、第1のゲート絶縁膜 13は図35の不揮発性メモリ形成領域のみに形成され る。電荷蓄積能力の小さいシリコン窒化膜の堆積は、た とえばJVD法で行う。

【0073】次に、図36および図45に示すように、 CVD法によりシリコン酸化膜をp型半導体基板1全面 に堆積し、5~10mm程度の第2ゲート絶縁膜14を 形成する。続いてJVD法により電荷蓄積能力の小さい シリコン窒化膜を堆積し、10 n m程度の第3ゲート絶 縁膜15を形成する。結局、図36の不揮発性メモリ形 成領域には第1、第2および第3のゲート絶縁膜13, 14, 15が形成され、図45の揮発性メモリ形成領域 には第2および第3ゲート絶縁膜14,15が形成され

【0074】次に、図37および図46に示すように、 p型半導体基板1全面にLPCVD法によりn型または p型不純物をドープした50~250nm程度の多結晶 シリコン膜を堆積した後、露光技術およびエッチング技 術によりパターニングし、ゲート電極3を形成する。続 いてゲート電極3をマスクとして、図37の不揮発性メ モリ形成領域では、ソース領域およびドレイン領域を形 成する領域の p 型半導体基板 1 の表面の第 1 ゲート絶縁 膜13、第2ゲート絶縁膜14および第3ゲート絶縁膜 15を自己整合的にドライエッチングする。一方、図4 6の揮発性メモリ形成領域では、第2ゲート絶縁膜14 および第3ゲート絶縁膜15を自己整合的にドライエッ 40 チングする。

【0075】次に、図38および図47に示すように、 電荷蓄積層形成のための空間17を形成する。この空間 17は、第1ゲート酸化膜13および第3ゲート絶縁膜 15よりも第2ゲート絶縁膜14のエッチング速度が大 きいエッチング液を用いて第2ゲート絶縁膜14の端部 を選択的にウェットエッチングすることで形成する。図 38の不揮発性メモリ形成領域の電荷蓄積層形成のため の空間17および図47の揮発性メモリ形成領域の電荷 蓄積層形成のための空間17は同時に形成される。本発 明の第6の実施の形態では、第1ゲート酸化膜13およ び第3ゲート絶縁膜15をシリコン窒化膜で構成し、第2ゲート絶縁膜14をシリコン酸化膜で構成しているので、エッチング液としてはたとえばフッ酸系を用いればよい。また、この空間17は、エッチング液を用いたウェットエッチング法に替えてHFガスを含むガスを用いたプラズマドライエッチング法で形成してもよい。

【0076】次に、図39および図48に示すように、p型半導体基板1全面をたとえばRTO法により酸化し、直接トンネル可能なシリコン酸化膜から成るトンネル絶縁膜23を形成する。

【0077】次に、図40および図49に示すように、p型半導体基板1全面にLPCVD法により電荷蓄積能力の高いシリコン窒化膜18を電荷蓄積層形成のための空間17が完全に埋め込まれるように堆積する。そして、図41および図50に示すように、p型半導体基板1全面に対してRIEによる異方性エッチングを行い、電荷蓄積能力の高いシリコン窒化膜で構成された電荷蓄積層4(4a,4b,4c,4d)を同時に形成する。【0078】次に、図42および図51に示すように、

【0078】次に、図42および図51に示すように、p型半導体基板1全面に酸化膜16を形成した後、低不純物濃度のn型拡散層10を形成する。n型拡散層10はイオン注入技術によりゲート電極3をマスクとしてn型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0079】次に、図43および図52に示すように、 ゲート電極3の側壁にサイドウォールスペーサ9を形成 した後、高不純物濃度のn⁺型拡散層11を形成する。 n⁺型拡散層11はイオン注入技術によりゲート電極3 およびサイドウォールスペーサ9をマスクとしてn型不 純物を注入し、その後の熱処理によって注入した不純物 を活性化することで形成する。

【0080】そして、p型半導体基板1の全面にCVD 法またはスパッタ法によってタングステン、チタン、コ パルトなどの高融点金属膜を堆積し、続いて、p型半導 体基板1を不活性雰囲気中で熱処理することによりゲー ト電極3およびn⁺型拡散層11それぞれの表面に高融 点金属シリサイドで構成される導電層12を形成する。 導電層12形成後、上記以外の領域に残った未反応の高 融点金属を除去すれば、図31に示した不揮発性メモリ および図32に示した揮発性メモリのメモリセル構造が 40 完成する。

【0081】なお、図示はしないが、図31および図32のメモリセル構造完成後、層間絶縁膜形成工程、コンタクトホール形成工程、配線形成工程、パッシベイション膜形成工程等の通常のCMOS製造工程を順次経て、最終的な不揮発性メモリおよび揮発性メモリを搭載した半導体装置が完成する。

【0082】このように本発明の第6実施の形態では、 電荷蓄積層4(4a,4b,4c,4d)をゲート電極 3の両端の下方に自己整合的に形成することができる。 したがって、図31および図32のメモリセルトランジスタのゲート長方向の微細化が可能となる。それにより、大容量、高密度の不揮発性メモリおよび揮発性メモリを提供できる。また、ビット当りのセル面積は従来と比べてほぼ半減され、大幅に縮小された不揮発性メモリおよび揮発性メモリを実現できる。

【0083】電荷蓄積層4のチャネル長方向の幅は、p 型半導体基板1、第1ゲート絶縁膜13および第3ゲー ト絶縁膜15と第2ゲート絶縁膜14のエッチング速度 差およびエッチング時間の調節によって容易に制御でき 10 る。それにより、電荷蓄積層4を対称に配置できる。そ して、電荷蓄積層4間は第2ゲート絶縁膜14によって 電気的に完全に分離されるので、電荷蓄積層4間の相互 作用は起こらない。さらに、電荷蓄積層4は、ソース領 域、ドレイン領域、ゲート電極3およびチャネル領域か らは、第1の絶縁膜13、トンネル絶縁膜23、第3の 絶縁膜15および酸化膜16によって完全に絶縁される ので、電荷保持特性の優れた不揮発性メモリおよび揮発 性メモリを提供できる。電荷蓄積層4はゲート電極3の 端部からチャネル領域方向に延在して形成され、電荷蓄 積層4のうちのチャネル領域側の部分の電荷蓄積状態に よってメモリセルの電流伝達特性ほぼ決まる。したがっ て、この部分のゲート長方向の長さを限界まで縮小すれ ば、より微細な不揮発性メモリおよび揮発性メモリを提 供できる。

【0084】セル構造は通常のCMOS工程で容易に実現可能であるので、既存の製造ラインを使用し低コストで不揮発性メモリおよび揮発性メモリを製造できる。

【0085】さらに、上記の不揮発性メモリと揮発性メモリは、その製造工程の大部分が共通化されているので、低コストでかつ短い製造工期で、不揮発性メモリと揮発性メモリを混載した半導体装置を製造することができる。

【0086】なお、本発明の第6の実施の形態では、第 1ゲート絶縁膜13をシリコン窒化膜、第2ゲート絶縁 膜14をシリコン酸化膜、第3ゲート絶縁膜15をシリ コン窒化膜で構成しているが、第1ゲート絶縁膜13を シリコン酸化膜、第2ゲート絶縁膜14をシリコン窒化 膜、第3ゲート絶縁膜15をシリコン酸化膜で構成して も良い。この場合たとえば、第1ゲート絶縁膜13はp 型半導体基板1を熱酸化した10nm程度のシリコン酸 化膜で構成する。第2ゲート絶縁膜14はJVD法によ り堆積した5~10nm程度の電荷蓄積能力の低いシリ コン窒化膜で構成する。第3ゲート絶縁膜15はCVD 法により堆積した10mm程度のシリコン酸化膜で構成 すれば良い。また、電荷蓄積層形成のための空間17の 形成は、第1ゲート酸化膜13および第3ゲート絶縁膜 15をシリコン酸化膜で構成し、第2ゲート絶縁膜14 をシリコン窒化膜で構成しているので、エッチング液と 50 してはたとえばリン酸系を用いればよい。

30

40

【0087】(第7の実施の形態)次に、本発明の第7 の実施の形態を説明する。この第7の実施の形態は、上 記の第6の実施の形態と同様、電気的に書き込み消去可 能な不揮発性メモリと高速に書き込み読み出し可能な揮 発性メモリを同一のチップ上に実現する例を示すもので ある。図53は、本発明の第7の実施の形態に係る半導 体記憶装置に搭載された不揮発性メモリのメモリセル構 造を示す断面図、図54は、本発明の第7の実施の形態 に係る半導体記憶装置に搭載された揮発性メモリのメモ リセル構造を示す断面図である。図53の不揮発性メモ 10 リと図54の揮発性メモリとは、同一チップ上に混載さ れるものである。図53に示す不揮発性メモリについて は上記の第6の実施の形態と同様であるので、ここでは その説明を省略する。

【0088】図54に示すように、この第7の実施の形 態に係る揮発性メモリのメモリセルはn型MOSトラン ジスタで構成される。そして、この揮発性メモリのメモ リセル構造では、p型半導体基板1の主面上にトンネル 絶縁膜23を介して電荷蓄積層4eが配置される。電荷 蓄積層4e上には第4ゲート絶縁膜24を介してゲート 電極3が設けられる。ゲート電極3の側面には酸化膜1 6を介してサイドウォールスペーサ9が設けられ、この サイドウォールスペーサ9の下部のp型半導体基板1の 主面には、チャネル領域に接する低不純物濃度のn一型 拡散層10と、このn型拡散層10の外側に位置する 高不純物濃度のn⁺型拡散層11が設けられる。ゲート 電極3およびn+型拡散層11それぞれの表面には導電 層12が設けられる。

【0089】本発明の第7の実施の形態に係る揮発性メ モリのメモリセルは、ソース領域およびドレイン領域を 低不純物濃度のn ⁻型拡散層10と髙不純物濃度のn ⁺ 型拡散層11で構成したLDD構造を有している。そし て、ゲート絶縁膜がトンネル絶縁膜23および第4のゲ ート絶縁膜21から成る積層構造で構成され、トンネル 絶縁膜23と第4ゲート絶縁膜24の間には電荷蓄積層 4 e が配置される。この電荷蓄積層 4 e に電子を蓄積 し、この電荷蓄積層4 e に保持された電子の有無によっ て生じるしきい値電圧の変化分を記憶情報の"0~、

"1"に対応させる。電荷蓄積層4eはCVD法による 電荷蓄積能力の高いシリコン窒化膜で構成すればよい。 シリコン窒化膜の離散的な電荷捕獲準位に電子を蓄積す ることで、下部絶縁膜の膜質に影響を受け難い電荷保持 特性を得ることができるからである。また、シリコン 膜、多結晶シリコン膜で構成すれば安価に製造できる。 さらに、第4ゲート絶縁膜24をシリコン酸化膜(Si O₂膜) の 2 倍程度の誘電率を有するシリコン窒化膜 (Si3N4膜)で構成すれば、シリコン酸化膜換算膜

厚が4nm~11nm程度の非常に薄いゲート絶縁膜を 安定して実現できる。たとえばシリコン酸化膜換算膜厚 ので、直接トンネル(DT)注入も誘起されない。 した がって、電子の注入抽出動作時の電圧は低電圧化され、 メモリセルの微細化のみならず周辺高電圧動作素子の微 細化も可能となる。

28

【0090】本発明の第7の実施の形態に係る揮発性メ モリのメモリセルでは、ソース領域およびドレイン領域 の耐圧向上の目的でn一型拡散層10を設け、LDD構 造を構成しているが、シングルドレイン構造、ダブルド レイン構造でソース領域およびドレイン領域を構成して もよい。

【0091】本発明の第7の実施の形態に係る揮発性メ モリにおいて、電荷蓄積層4eの下部にトンネル絶縁膜 23を配置している。トンネル絶縁膜23は直接トンネ リング可能な膜厚を有する薄膜のシリコン酸化膜で構成 され、ダイナミックRAMに要求される100ns以下 での高速書き込み読み出しが可能となる。トンネル絶縁 膜23をシリコン酸化膜で構成した場合、その膜厚は3 nm以下とすれば良い。また、3nm以下のシリコン窒 化膜で構成すれば、シリコン酸化膜換算膜厚が 1.5 n m程度の非常に薄いトンネル絶縁膜23を安定して実現 できる。

【0092】さらに、本発明の第7の実施の形態に係る 揮発性メモリは、電荷蓄積層 4 e に電荷を注入しなけれ ば、通常のMOSトランジスタとして動作させることも 可能である。

【0093】次に、本発明の第7の実施の形態に係る不 揮発性メモリおよび揮発性メモリのメモリセルの製造方 法を図55乃至図62および図63乃至図70を用いて 説明する。図55乃至図62は、本発明の第7の実施の 形態に係る不揮発性メモリの製造方法を示す断面図、図 63乃至図70は、本発明の第7の実施の形態に係る揮 発性メモリの製造方法を示す断面図である。

【0094】まず図55および図63に示すように、p 型半導体基板1全面に電荷蓄積能力の小さいシリコン窒 化膜を堆積し、10nm程度の第1ゲート絶縁膜13を 形成する。電荷蓄積能力の小さいシリコン窒化膜の堆積 はたとえばJVD法で行う。第1ゲート絶縁膜13形成 後、CVD法によりシリコン酸化膜を堆積し、5~10 nm程度の第2ゲート絶縁膜14を形成する。続いてJ V D法により電荷蓄積能力の小さいシリコン窒化膜を堆 積し、10nm程度の第3ゲート絶縁膜15を形成す る。

【0095】次に、図56および図64に示すように、 p型半導体基板1全面にLPCVD法によりn型または p型不純物をドープした50~250 nm程度の多結晶 シリコン膜を堆積した後、図56の不揮発性メモリ形成 領域では、露光技術およびエッチング技術によりパター ニングし、ゲート電極3を形成する。続いてゲート電極 3をマスクとしてソース領域およびドレイン領域を形成 が5mmのシリコン窒化膜の実質膜厚は10mm程度な 50 する領域のp型半導体基板1の表面の第1ゲート絶縁膜

13、第2ゲート絶縁膜14および第3ゲート絶縁膜15を自己整合的にドライエッチングする。図64の揮発性メモリ形成領域では、多結晶シリコン膜、第1ゲート絶縁膜13、第2ゲート絶縁膜14および第3ゲート絶縁膜15はすべて除去され、p型半導体基板1表面が露出する。

【0096】次に、図57に示すように、不揮発性メモ リ形成領域では、電荷蓄積層形成のための空間17を形 成する。この電荷蓄積層形成のための空間17は、第1 ゲート酸化膜13および第3ゲート絶縁膜15よりも第 2ゲート絶縁膜14のエッチング速度が大きいエッチン グ液を用いて第2ゲート絶縁膜14の端部を選択的にウ エットエッチングすることで形成する。本発明の第7の 実施の形態では、第1ゲート酸化膜13および第3ゲー ト絶縁膜15をシリコン窒化膜で構成し、第2ゲート絶 縁膜14をシリコン酸化膜で構成しているので、エッチ ング液としてはたとえばフッ酸系を用いればよい。ま た、電荷蓄積層系形成のための空間17は、エッチング 液を用いたウェットエッチング法に替えてHFガスを含 むガスを用いたプラズマドライエッチング法で形成して もよい。一方、図65に示すように、揮発性メモリ形成 領域では、p型半導体基板1の表面が露出したままであ る。

【0097】次に、図58および図66に示すように、p型半導体基板1全面をたとえばRTO法によりに直接トンネル可能なシリコン酸化膜から成るトンネル絶縁膜23を形成する。トンネル絶縁膜23形成後、p型半導体基板1全面にLPCVD法により電荷蓄積能力の高いシリコン窒化膜18を堆積する。この時、電荷蓄積層形成のための空間17がシリコン窒化膜18によって完全30に埋め込まれる。そして、図59に示すように、不揮発性メモリ形成領域では、p型半導体基板1全面に対してRIEによる異方性エッチングを行い、電荷蓄積能力の高いシリコン窒化膜18で構成された電荷蓄積層4(4a,4b)を形成する。その際、図67の揮発性メモリ形成領域は、フォトレジストで覆われており、シリコン窒化膜18はエッチングされない。

【0098】シリコン窒化膜18のエッチング終了後、 p型半導体基板1全面にシリコン酸化膜を堆積し、第4 ゲート絶縁膜24を形成する。ここで、図59の不揮発 40 性メモリ形成領域の第4ゲート絶縁膜24は除去され る。その除去は、図67の揮発性メモリ形成領域をフォ トレジストで覆い、図59の不揮発性メモリ形成領域に 堆積された第4ゲート絶縁膜24をエッチングすること で行われる。

【0099】次に、図68に示すように、p型半導体基 で構成する。第2ゲート絶縁膜14はJVD法により堆板1全面にLPCVD法によりn型またはp型不純物を 積した5~10nm程度の電荷蓄積能力の低いシリコンドープした50~250nm程度の多結晶シリコン膜を 窒化膜で構成する。第3ゲート絶縁膜15はCVD法に より堆積した10nm程度のシリコン酸化膜で構成すれりその多結晶シリコン膜をパターニングし、ゲート電極 50 ば良い。また、電荷蓄積層形成のための空間17の形成

3 a を形成する。続いてゲート電極3 a をエッチングマスクとして、ソース領域およびドレイン領域を形成する領域のp型半導体基板1の表面のトンネル絶縁膜23、電荷蓄積層4eおよび第4ゲート絶縁膜24を自己整合的にドライエッチングする。一方、不揮発性メモリ形成領域では、図60に示すように、多結晶シリコン膜をすべて除去しても良いし、ゲート電極3に合わせてパターニングし、新たなゲート電極を形成しても良い。

【0100】次に、図61および図69に示すように、p型半導体基板1全面に酸化膜16を形成した後、低不純物濃度のn型拡散層10を形成する。n型拡散層10はイオン注入技術によりゲート電極3をマスクとしてn型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0101】次に、図62および図70に示すように、ゲート電極3の側壁にサイドウォールスペーサ9を形成した後、高不純物濃度のn⁺型拡散層11を形成する。n⁺型拡散層11はイオン注入技術によりゲート電極3およびサイドウォールスペーサ9をマスクとしてn型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0102】次に、p型半導体基板1の全面にCVD法またはスパッタ法によってタングステン、チタン、コバルトなどの高融点金属膜を堆積し、続いて、p型半導体基板1を不活性雰囲気中で熱処理することによりゲート電極3およびn⁺型拡散層11それぞれの表面に高融点金属シリサイドで構成される導電層12を形成する。導電層12形成後、上記以外の領域に残った未反応の高融点金属を除去すれば、図53に示した不揮発性メモリおよび図54に示した揮発性メモリのメモリセル構造が完成する。

【0103】図示はしないが、図53および図54のメモリセル構造完成後、層間絶縁膜形成工程、コンタクトホール形成工程、配線形成工程、パッシベイション膜形成工程等の通常のCMOS製造工程を順次経て、最終的な不揮発性メモリセルおよび揮発性メモリセルが完成する。

【0104】本発明の第7の実施の形態では、第1ゲート絶縁膜13をシリコン窒化膜、第2ゲート絶縁膜14をシリコン酸化膜、第3ゲート絶縁膜15をシリコン窒化膜で構成しているが、第1ゲート絶縁膜13をシリコン酸化膜、第2ゲート絶縁膜14をシリコン窒化膜、第3ゲート絶縁膜15をシリコン酸化膜で構成しても良い。この場合たとえば、第1ゲート絶縁膜13はp型半導体基板1を熱酸化した10nm程度のシリコン酸化膜で構成する。第2ゲート絶縁膜14はJVD法により堆積した5~10nm程度の電荷蓄積能力の低いシリコン窒化膜で構成する。第3ゲート絶縁膜15はCVD法により堆積した10nm程度のシリコン酸化膜で構成すれば良い。また、電荷蓄積層形成のための空間17の形成

は、第1ゲート酸化膜13および第3ゲート絶縁膜15 をシリコン酸化膜で構成し、第2ゲート絶縁膜14をシ リコン窒化膜で構成しているので、エッチング液として はたとえばリン酸系を用いればよい。

【0105】本発明の第6および第7の実施の形態では、不揮発性メモリおよび揮発性メモリのメモリセルは共にn型MOSトランジスタで構成される例について説明したが、反対導電型のp型MOSトランジスタのメモリセルであっても良いことはもちろんである。この場合には、上記の説明において、適宜、基板や拡散層の導電タイプを反対のものに読み替えれば良い。

【0106】(第8の実施の形態)次に、本発明の第8の実施の形態について説明する。上記の第1乃至第7の実施の形態では、電荷蓄積層の構造は電子注入効率の向上に直接には寄与しない。フローティングゲート構造の不揮発性半導体メモリでは、チャネル部分に段差を設けて、電子注入効率を向上させる試みが提案されている(S. Ogura, 1998IEDM, p987, 米国特許番号第5780341号)。しかしながら、この提案では、フローティングゲート構造を採用するため、酸化膜中の欠陥やリークサイトに対しては弱い。また、段差構造形成時に発生しうる欠陥に対しても、十分な信頼性を得られないおそれがある。本発明の第8の実施の形態は、簡単なプロセスで、電子注入効率を向上させることができるものである。

【0107】図71は、本発明の第8の実施の形態に係 る不揮発性半導体メモリのメモリセル構造を示す断面図 である。この第8の実施の形態は、メモリセルのチャネ ル領域に段差や傾斜を設けることで、書き込み時におけ る電子注入効率の向上を図るものである。図71に示す ように、このメモリセルはn型MOSトランジスタで構 成される。そして、この第8の実施の形態に係るメモリ セルの構造では、p型半導体基板1の表面に第1ゲート 絶縁膜13を介して第2ゲート絶縁膜14が設けられ る。第2ゲート絶縁膜14の両端には電荷蓄積層4a、 4 b が形成される。第2ゲート絶縁膜14および電荷蓄 積層4 a、4 b上には第3ゲート絶縁膜15を介してゲ ート電極3が設けられる。ゲート電極3の側面には酸化 膜16を介してサイドウォールスペーサ9が設けられ、 このサイドウォールスペーサ9の下部のp型半導体基板 40 1には、チャネル領域に接する低不純物濃度のn ^一型拡 散層10と、このn一型拡散層10の外側に位置する高 不純物濃度のn +型拡散層11が設けられる。ゲート電 極3およびn+型拡散層11それぞれの表面には導電層 12が設けられる。

【0108】さらに、本発明の第8の実施の形態に係る 不揮発性半導体メモリのメモリセル構造では、チャネル 領域25に段差26が設けられる。この段差26により、p型半導体基板1内の電子の散乱方向に電荷蓄積層 4が位置することになる。したがって、書き込み時にお 50 ける電子の注入効率が向上する。

【0109】本発明の第8の実施の形態に係る不揮発性 半導体メモリのメモリセルは、ソース領域およびドレイ ン領域を低不純物濃度のn一型拡散層10と高不純物濃度のn⁺型拡散層11で構成したLDD構造を有してい る。そして、ゲート絶縁膜が第1ゲート絶縁膜13(下 層)、第2ゲート絶縁膜14(中間層)および第3ゲート た経縁膜15(上層)からなる3層積層膜で構成され、 第2ゲート絶縁膜14の両端部には電荷蓄積層4aおよび 4bが形成される。この2つの電荷蓄積層4aおよび 4bに電子を蓄積し、その蓄積状態は(1)電荷蓄積層 4a、4bのいずれも電子を蓄積していない状態、

- (2) 電荷蓄積層 4 a のみが電子を蓄積している状態、
- (3) 電荷蓄積層4bのみが電子を蓄積している状態、
- (4) 電荷蓄積層4a、4b共に電子を蓄積している状態、の4つの状態をとり得る。この2つの電荷蓄積層4aおよび4bに保持された電子の有無によって生じるしきい値電圧の変化分を記憶情報の"00"、"01"、

"10"、"11"に対応させる。また、このメモリセル 構造では電荷蓄積層4a、4bはチャネル領域端部の上 方に位置するので、チャネル領域中央部のしきい値電圧 はチャネル領域の不純物濃度のみで決まり、電荷蓄積層 4 a、4 bの電子の蓄積状態に依存しない。したがっ て、電荷蓄積層4 a、4 b の電子の過不足による過消去 (over-erase) は防止され、それにより過消去に起因す るリーク不良、プログラム不良、読み出し不良等は生じ 得ない。また、ソース領域とドレイン領域間のリーク電 流はゲート電圧のみで抑制でき、高信頼性の不揮発性半 導体メモリを実現できる。電荷蓄積層4aおよび4bは CVD法による電荷蓄積能力の高いシリコン窒化膜で構 成すればよい。シリコン窒化膜の離散的な電荷捕獲準位 に電子を蓄積することで、下部絶縁膜の膜質に影響を受 け難い電荷保持特性を得ることができるからである。ま た、シリコン膜、多結晶シリコン膜で構成すれば安価に 製造できる。さらに、第1ゲート絶縁膜13、第3ゲー ト絶縁膜15をシリコン酸化膜(SiOっ膜)の2倍程 度の誘電率を有するシリコン窒化膜(SiaNa膜)で 構成すれば、シリコン酸化膜換算膜厚が4nm~11n m程度の非常に薄いゲート絶縁膜を安定して実現でき る。たとえばシリコン酸化膜換算膜厚が5 n m のシリコ

入抽出動作時の電圧は低電圧化され、メモリセルの微細化のみならず周辺高電圧動作素子の微細化も可能となる。 【0110】本発明の第8の実施の形態に係る不揮発性 半導体メモリのメモリセルでは、ソース領域およびドレ

ン窒化膜の実質膜厚は10 n m程度なので、直接トンネ

ル(DT)注入も誘起されない。したがって、電子の注

半導体メモリのメモリセルでは、ソース領域およびドレイン領域の耐圧向上の目的でn^型拡散層10を設け、 LDD構造を構成しているが、シングルドレイン構造、 ダブルドレイン構造でソース領域およびドレイン領域を (18)

構成してもよい。第2ゲート絶縁膜14は電荷蓄積層4 a-4b間のリークを防止するが、たとえばシリコン酸 化膜で構成することができる。また、第2ゲート絶縁膜 14に高誘電率を有する金属酸化膜を用いれば、チャネ ル領域中央の電流伝達特性を向上できる。金属酸化膜と してはたとえばTi〇2、Ta2〇5、Al2〇5、P 2T、SBTがある。

【0111】本発明の第8の実施の形態では、ソース側、ドレイン側の両方に、段差26を設けたが、どちらか一方のみに設けても良い。特に、1ビット分の情報を 10記憶するメモリでは、一方のみあれば十分である。

【0112】次に、本発明の第8の実施の形態に係る不 揮発性メモリの動作について図72および図73を用い て説明する。図72は、書き込み動作を説明する不揮発 性メモリの断面図である。図73は、消去動作を説明す る不揮発性メモリの断面図である。図72に示すよう に、メモリセルの書き込み時には、ゲートGに6~8V 程度、ドレインDに4~5V程度をそれぞれ印加し、ソ ースSを接地する。このように電圧を印加し、チャネル 熱電子(CHE)で電子をドレイン領域側の電荷蓄積層 4 bに注入する。チャネル領域25に段差26を設けた ことで、電子の散乱方向に電荷蓄積層4bに位置してい る。このために、電荷蓄積層 4 b に対する電子の注入効 率が向上し、注入速度の高速化、印加電圧の低減化、を 図ることができる。ソース領域側の電荷蓄積層4aに電 子を注入する場合には、ドレインD、ソースSそれぞれ に印加する電圧を上記の場合と入れ換えれば良い。一 方、メモリセルの消去は、図73に示すように、ゲート Gに負電圧(~-5V)を印加し、ファウラー・ノルド ハイム (FN) 型トンネル電流を利用して電荷蓄積層 4 a、4bから電子を引き抜くことで行われる。また、ゲ ート電極3が複数のメモリセルで共有されている場合に は、それらのメモリセルから同時に電子を引き抜くこと ができる。この場合、ソースS、ドレインDはp型半導 体基板1と同電位とすればよい。また、p型半導体基板 1の電位とは異なる正電圧をドレインDに印加し、ソー スSを浮遊電位(Floating)とすれば、ドレインD側の 電荷蓄積層4aのみから電子を引き抜くことも可能であ る。ソースS側の電荷蓄積層4bのみから電子を引き抜 く場合にはソースSに正電圧を印加し、ドレインDを浮 40 遊電位とすればよい。

【0113】また図示はしないが、メモリセルの読み出しは、ソースSとドレインDの間を流れる読み出し電流を検知することで行われる。電荷蓄積層4a、4bの蓄積状態によってソース領域、ドレイン領域近傍の電流伝達特性(チャネルコンダクタンス)が変調することを利用するものである。ソースS、ドレインDのどちらにバイアスするかは電流伝達特性の変調が顕著に現れる方を選択すればよい。電荷蓄積層4aおよび4bの4つの蓄積状態によって4つの異なる電流伝達特性が得られ、そ50

れにより1つのセルで2ビット分の情報を記憶できる。 【0114】次に、本発明の第8の実施の形態に係る不 揮発性メモリのメモリセルの製造方法を図74万至図8 2を用いて説明する。まず図74に示すように、チャネ ル領域25が形成される領域を覆うフォトレジストパタ ーン27を、p型半導体基板1上に形成する。そして、 図75に示すように、たとえばRIE法によって、p型 半導体基板1をエッチングすることで、段差26を形成 する。

【0115】次に、図76に示すように、p型半導体基板1全面に電荷蓄積能力の小さいシリコン室化膜を堆積し、10nm程度の第1ゲート絶縁膜13を形成する。電荷蓄積能力の小さいシリコン窒化膜の堆積はたとえばJVD法で行う。第1ゲート絶縁膜13形成後、CVD法によりシリコン酸化膜を堆積し、5~10nm程度の第2ゲート絶縁膜14を形成する。続いてJVD法により電荷蓄積能力の小さいシリコン窒化膜を堆積し、10nm程度の第3ゲート絶縁膜15を形成する。

【0116】次に、図77に示すように、p型半導体基板1全面にLPCVD法によりn型またはp型不純物をドープした50~250nm程度の多結晶シリコン膜を堆積した後、露光技術およびエッチング技術によりパターニングし、ゲート電極3を形成する。続いて、ゲート電極3をマスクとしてソース領域およびドレイン領域を形成する領域のp型半導体基板1の表面の第1ゲート絶縁膜13、第2ゲート絶縁膜14および第3ゲート絶縁膜15を自己整合的にドライエッチングする。

【0117】次に、図78に示すように、電荷蓄積層形成のための空間17を形成する。この空間17は、第1ゲート酸化膜13および第3ゲート絶縁膜15よりも第2ゲート絶縁膜14のエッチング速度が大きいエッチング液を用いて第2ゲート絶縁膜14の端部を選択的にウェットエッチングすることで形成する。本発明の第8の実施の形態では、第1ゲート酸化膜13および第3ゲート絶縁膜15をシリコン窒化膜で構成し、第2ゲート絶縁膜14をシリコン酸化膜で構成し、第2ゲート絶縁膜14をシリコン酸化膜で構成しているので、エッチング液としてはたとえばフッ酸系を用いればよい。また、電荷蓄積層形成のための空間17は、エッチング液を用いたウェットエッチング法に替えてHFガスを含むガスを用いたプラズマドライエッチング法で形成してもよい。

【0118】次に、図79に示すように、p型半導体基板1全面にLPCVD法により電荷蓄積能力の高いシリコン窒化膜18を電荷蓄積層形成のための空間17が完全に埋め込まれるように堆積する。そして、図80に示すように、p型半導体基板1全面に対してRIEによる異方性エッチングを行い、電荷蓄積能力の高いシリコン窒化膜で構成された電荷蓄積層4aおよび4bを形成する。

【0119】次に、図81に示すように、p型半導体基

板1全面に酸化膜16を形成した後、低不純物濃度のn型拡散層10を形成する。n型拡散層10はイオン注入技術によりゲート電極3をマスクとしてn型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0120】次に、図82に示すように、ゲート電極3の側壁にサイドウォールスペーサ9を形成した後、高不純物濃度のn⁺型拡散層11を形成する。n⁺型拡散層11はイオン注入技術によりゲート電極3およびサイドウォールスペーサ9をマスクとしてn型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0121】次に、p型半導体基板1の全面にCVD法またはスパッタ法によってタングステン、チタン、コバルトなどの高融点金属膜を堆積し、続いて、p型半導体基板1を不活性雰囲気中で熱処理することによりゲート電極3およびn⁺型拡散層11それぞれの表面に高融点金属シリサイドで構成される導電層12を形成する。導電層12形成後、上記以外の領域に残った未反応の高融点金属を除去すれば、図71に示したメモリセル構造が20完成する。

【0122】なお、図示はしないが、図71のメモリセル構造完成後、層間絶縁膜形成工程、コンタクトホール形成工程、配線形成工程、パッシベイション膜形成工程等の通常のCMOS製造工程を順次経て、最終的な不揮発性メモリセルが完成する。

【0123】このように、本発明の第8実施の形態では、電荷蓄積層4aおよび4bをゲート電極3の両端の下方に自己整合的に形成することができる。したがって、セルトランジスタのゲート長方向の微細化が可能となる。それにより、大容量、高密度の不揮発性半導体メモリを提供できる。また、ビット当りのセル面積は従来と比べてほぼ半減され、大幅に縮小された不揮発性半導体メモリを実現できる。

【0124】また、電荷蓄積層4aおよび4bのチャネル長方向の幅は第1ゲート絶縁膜13および第3ゲート絶縁膜15と第2ゲート絶縁膜14のエッチング速度差およびエッチング時間の調節によって容易に制御できる。それにより、電荷蓄積層4aおよび4bを対称に配置できる。そして、電荷蓄積層4aと4bは第2ゲート絶縁膜14によって電気的に完全に分離されるので、電荷蓄積層14aと14b間の相互作用は起こらない。さらに、電荷蓄積層4aおよび4bはソース領域、ドレイン領域、ゲート電極3およびチャネル領域からは第1の絶縁膜13および第3の絶縁膜15、酸化膜16に不揮発性半導体メモリを提供できる。電荷蓄積層4aおよび4bはゲート電極3の端部からチャネル領域方向に延在して形成され、電荷蓄積層4aおよび4bのうちのチャネル領域側の部分の電荷蓄積状態によってメモリセルの電

流伝達特性ほぼ決まる。したがって、この部分のゲート 長方向の長さを限界まで縮小すれば、より微細な不揮発 性半導体メモリを提供できる。

36

【0125】さらに、セル構造は通常のCMOS工程で容易に実現可能であるので、既存の製造ラインを使用し低コストで不揮発性半導体メモリを製造できる。

【0126】そして、本発明の第8の実施の形態では、 書き込み時の電子注入効率を向上させることができる。 このため、書き込み速度の高速化、書き込み時の印加電 10 圧の低減化を図ることができる。

【0127】 (第9の実施の形態)次に、本発明の第9の実施の形態について説明する。本発明の第9の実施の形態は、上記の第8の実施の形態において、図71の電荷蓄積層4aと電荷蓄積層4b間に配置された第2の絶縁膜14を不要とし、2つの電荷蓄積層4aおよび4bを一体化させた構成を採っている。図83は、本発明の第9の実施の形態に係る不揮発性半導体メモリのメモリセル構造を示す断面図である。図83に示すように、このメモリセル構造は、上記の第8の実施の形態の電荷蓄積層4a、4b、および第2の絶縁膜14に換えて、電荷蓄積層4fを、配置したものである。

【0128】次に、本発明の第9の実施の形態に係る不揮発性メモリのメモリセルの製造方法を図84万至図89を用いて説明する。上記の第8の実施の形態と同様、まず図84に示すように、チャネル領域25が形成される領域を覆うフォトレジストパターン27を、p型半導体基板1上に形成する。そして、図85に示すように、たとえばRIE法によって、p型半導体基板1をエッチングすることで、段差26を形成する。

【0129】次に、図86に示すように、p型半導体基板1全面に電荷蓄積能力の小さいシリコン窒化膜を堆積し、10nm程度の第1ゲート絶縁膜13を形成する。電荷蓄積能力の小さいシリコン窒化膜の堆積はたとえばJVD法で行う。第1ゲート絶縁膜13形成後、LPCVD法により電荷蓄積能力の高いシリコン窒化膜18を5~10nm程度形成する。続いてJVD法により電荷蓄積能力の小さいシリコン窒化膜を堆積し、10nm程度の第3ゲート絶縁膜15を形成する。

【0130】次に、図87に示すように、p型半導体基 40 板1全面にLPCVD法によりn型またはp型不純物をドープした50~250nm程度の多結晶シリコン膜を 堆積した後、露光技術およびエッチング技術によりパターニングし、ゲート電極3を形成する。続いて、ゲート電極3をマスクとしてソース領域およびドレイン領域を 形成する領域のp型半導体基板1の表面の第1ゲート絶 縁膜13、シリコン窒化膜18および第3ゲート絶縁膜 15を自己整合的にドライエッチングする。ここで、電 荷蓄積層4fが形成される。

て形成され、電荷蓄積層4aおよび4bのうちのチャネ 【0131】次に、図88に示すように、p型半導体基ル領域側の部分の電荷蓄積状態によってメモリセルの電 50 板1全面に酸化膜16を形成した後、低不純物濃度のn

一型拡散層10を形成する。 n 一型拡散層10はイオン 注入技術によりゲート電極3をマスクとして n 型不純物 を注入し、その後の熱処理によって注入した不純物を活 性化することで形成する。

【0132】次に、図89に示すように、ゲート電極3の側壁にサイドウォールスペーサ9を形成した後、高不純物濃度のn⁺型拡散層11を形成する。n⁺型拡散層11はイオン注入技術によりゲート電極3およびサイドウォールスペーサ9をマスクとしてn型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0133】次に、p型半導体基板1の全面にCVD法またはスパッタ法によってタングステン、チタン、コパルトなどの高融点金属膜を堆積し、続いて、p型半導体基板1を不活性雰囲気中で熱処理することによりゲート電極3およびn⁺型拡散層11それぞれの表面に高融点金属シリサイドで構成される導電層12を形成する。導電層12形成後、上記以外の領域に残った未反応の高融点金属を除去すれば、図83に示したメモリセル構造が完成する。

【0134】なお、図示はしないが、図83のメモリセル構造完成後、層間絶縁膜形成工程、コンタクトホール形成工程、配線形成工程、パッシベイション膜形成工程等の通常のCMOS製造工程を順次経て、最終的な不揮発性メモリセルが完成する。

【0135】(第10の実施の形態)次に、本発明の第10の実施の形態について説明する。図90は、本発明の第10の実施の形態に係る不揮発性半導体メモリのメモリセル構造を示す断面図である。上記の第8および第9の実施の形態では、チャネル領域を半導体基板に対して凸状態とすることで、チャネル領域の両端に段差を設けたが、この第10の実施の形態では、チャネル領域を半導体基板に対して凹状態とすることで、チャネル領域を半導体基板に対して凹状態とすることで、チャネル領域に段差を設けるものである。そして、この第10の実施の形態も、メモリセルのチャネル領域に段差や傾斜を設けることで、書き込み時における電子注入効率の向上を図るものである。

【0136】図90に示すように、このメモリセルはp型MOSトランジスタで構成される。そして、この第10の実施の形態に係るメモリセルの構造では、n型半導40体基板19の表面に第1ゲート絶縁膜13を介して第2ゲート絶縁膜14が設けられる。第2ゲート絶縁膜14が設けられる。第2ゲート絶縁膜14および電荷蓄積層4a、4b上には第3ゲート絶縁膜15を介してゲート電極3が設けられる。ゲート電極3の側面には酸化膜16を介してサイドウォールスペーサ9が設けられ、このサイドウォールスペーサ9が設けられ、このサイドウォールスペーサ9が設けられ、このサイドウォールスペーサ9の下部のn型半導体基板19には、チャネル領域に接する低不純物濃度のp型拡散層20の外側に位置する高不純物濃度のp+型拡散 50

層21が設けられる。ゲート電極3およびp⁺型拡散層21それぞれの表面には導電層12が設けられる。

38

【0137】さらに、本発明の第10の実施の形態に係る不揮発性半導体メモリのメモリセル構造では、チャネル領域25に段差26が設けられる。この段差26により、p型半導体基板1内の電子の散乱方向に電荷蓄積層4が位置することになる。したがって、書き込み時における電子の注入効率が向上する。

【0138】本発明の第10の実施の形態に係る不揮発性半導体メモリのメモリセルは、ソース領域およびドレイン領域を低不純物濃度のp^一型拡散層20と高不純物濃度のp⁺型拡散層21で構成したLDD構造を有している。そして、ゲート絶縁膜が第1ゲート絶縁膜13(下層)、第2ゲート絶縁膜14(中間層)および第3ゲート絶縁膜15(上層)からなる3層積層膜で構成され、第2ゲート絶縁膜14の両端部には電荷蓄積層4aおよび4bが形成される。この2つの電荷蓄積層4aおよび4bに電子を蓄積し、その蓄積状態は(1)電荷蓄積層4a、4bのいずれも電子を蓄積していない状態、

- (2) 電荷蓄積層 4 a のみが電子を蓄積している状態、
- (3) 電荷蓄積層4bのみが電子を蓄積している状態、
- (4) 電荷蓄積層4a、4b共に電子を蓄積している状態、の4つの状態をとり得る。この2つの電荷蓄積層4a および4bに保持された電子の有無によって生じるしきい値電圧の変化分を記憶情報の"00"、"01"、

"10"、"11"に対応させる。また、このメモリセル 構造では電荷蓄積層4a、4bはチャネル領域端部の上 方に位置するので、チャネル領域中央部のしきい値電圧 はチャネル領域の不純物濃度のみで決まり、電荷蓄積層 4 a 、4 b の電子の蓄積状態に依存しない。したがっ て、電荷蓄積層 4 a 、 4 b の電子の過不足による過消去 (over-erase) は防止され、それにより過消去に起因す るリーク不良、プログラム不良、読み出し不良等は生じ 得ない。また、ソース領域とドレイン領域間のリーク電 流はゲート電圧のみで抑制でき、高信頼性の不揮発性半 導体メモリを実現できる。電荷蓄積層 4 a および 4 b は CVD法による電荷蓄積能力の高いシリコン窒化膜で構 成すればよい。シリコン窒化膜の離散的な電荷捕獲準位 に電子を蓄積することで、下部絶縁膜の膜質に影響を受 け難い電荷保持特性を得ることができるからである。ま た、シリコン膜、多結晶シリコン膜で構成すれば安価に 製造できる。さらに、第1ゲート絶縁膜13、第3ゲー ト絶縁膜15をシリコン酸化膜(SiO₂膜)の2倍程 度の誘電率を有するシリコン窒化膜(SigNa膜)で 構成すれば、シリコン酸化膜換算膜厚が4nm~11n m程度の非常に薄いゲート絶縁膜を安定して実現でき る。たとえばシリコン酸化膜換算膜厚が5nmのシリコ ン窒化膜の実質膜厚は10nm程度なので、直接トンネ ル (DT) 注入も誘起されない。したがって、電子の注 入抽出動作時の電圧は低電圧化され、メモリセルの微細

化のみならず周辺高電圧動作素子の微細化も可能となる。

【0139】本発明の第10の実施の形態に係る不揮発性半導体メモリのメモリセルでは、ソース領域およびドレイン領域の耐圧向上の目的でp^一型拡散層20を設け、LDD構造を構成しているが、シングルドレイン構造、ダブルドレイン構造でソース領域およびドレイン領域を構成してもよい。第2ゲート絶縁膜14は電荷蓄積層4a-4b間のリークを防止するが、たとえばシリコン酸化膜で構成することができる。また、第2ゲート絶10縁膜14に高誘電率を有する金属酸化膜を用いれば、チャネル領域中央の電流伝達特性を向上できる。金属酸化膜としてはたとえばTiO2、Ta2O5、Al2O5、PZT、SBTがある。

【0140】本発明の第10の実施の形態では、ソース側、ドレイン側の両方に、段差26を設けたが、どちらか一方のみに設けても良い。特に、1ビット分の情報を記憶するメモリでは、一方のみあれば十分である。

【0141】次に、本発明の第10の実施の形態に係る 不揮発性メモリの動作について図91および図92を用 いて説明する。図91は、書き込み動作を説明する不揮 発性メモリの断面図である。図92は、消去動作を説明 する不揮発性メモリの断面図である。図91に示すよう に、メモリセルの書き込み時には、ゲートGに 5 V程 度、ドレインDに-5V程度をそれぞれ印加し、ソース Sを浮遊電位とする。このように電圧を印加し、バンド -バンド間トンネル現象起因の電子にドレイン近傍の電 界でエネルギーを与え、ドレイン領域側の電荷蓄積層 4 bに注入する。チャネル領域25に段差26を設けたこ とで、電子の注入方向に電荷蓄積層4bが位置してい る。このために、電荷蓄積層4bに対する電子の注入効 率が向上し、注入速度の高速化、印加電圧の低減化、を 図ることができる。ソース領域側の電荷蓄積層4aに電 子を注入する場合には、ドレインD、ソースSそれぞれ に印加する電圧を上記の場合と入れ換えれば良い。一 方、メモリセルの消去は、図92に示すように、ゲート Gに負電圧(~-5V)を印加し、ファウラー・ノルド ハイム(FN)型トンネル電流を利用して電荷蓄積層 4 a、4bから電子を引き抜くことで行われる。また、ゲ ート電極3が複数のメモリセルで共有されている場合に は、それらのメモリセルから同時に電子を引き抜くこと ができる。この場合、ソースS、ドレインDはn型半導 体基板19と同電位とすればよい。また、p型半導体基 板1の電位とは異なる正電圧をドレインDに印加し、ソ ースSを浮遊電位(Floating)とすれば、ドレインD側 の電荷蓄積層 4 a のみから電子を引き抜くことも可能で ある。ソースS側の電荷蓄積層4 b のみから電子を引き 抜く場合にはソースSに正電圧を印加し、ドレインDを 浮遊電位とすればよい。

【0142】また図示はしないが、メモリセルの読み出 50

しは、ソースSとドレインDの間を流れる読み出し電流を検知することで行われる。電荷蓄積層4a、4bの蓄積状態によってソース領域、ドレイン領域近傍の電流伝

達特性(チャネルコンダクタンス)が変調することを利用するものである。ソースS、ドレインDのどちらにバイアスするかは電流伝達特性の変調が顕著に現れる方を選択すればよい。電荷蓄積層4 a および4 b の4 つの蓄積状態によって4 つの異なる電流伝達特性が得られ、そ

れにより1つのセルで2ビット分の情報を記憶できる。

40

【0143】次に、本発明の第10の実施の形態に係る不揮発性メモリのメモリセルの製造方法を図93乃至図101を用いて説明する。まず図93に示すように、チャネル領域25が形成される領域以外を覆うフォトレジストパターン27を、n型半導体基板19上に形成する。そして、図94に示すように、たとえばRIE法によって、n型半導体基板19をエッチングすることで、段差26を形成する。

【0144】次に、図95に示すように、n型半導体基板19全面に電荷蓄積能力の小さいシリコン窒化膜を堆積し、10nm程度の第1ゲート絶縁膜13を形成する。電荷蓄積能力の小さいシリコン窒化膜の堆積はたとえばJVD法で行う。第1ゲート絶縁膜13形成後、CVD法によりシリコン酸化膜を堆積し、5~10nm程度の第2ゲート絶縁膜14を形成する。続いてJVD法により電荷蓄積能力の小さいシリコン窒化膜を堆積し、10nm程度の第3ゲート絶縁膜15を形成する。

【0145】次に、図96に示すように、n型半導体基板19全面にLPCVD法によりn型またはp型不純物をドープした50~250nm程度の多結晶シリコン膜を堆積した後、露光技術およびエッチング技術によりパターニングし、ゲート電極3を形成する。続いて、ゲート電極3をマスクとしてソース領域およびドレイン領域を形成する領域のn型半導体基板19の表面の第1ゲート絶縁膜13、第2ゲート絶縁膜14および第3ゲート絶縁膜15を自己整合的にドライエッチングする。

【0146】次に、図97に示すように、電荷蓄積層形成のための空間17を形成する。この空間17は、第1ゲート酸化膜13および第3ゲート絶縁膜15よりも第2ゲート絶縁膜14のエッチング速度が大きいエッチング液を用いて第2ゲート絶縁膜14の端部を選択的にウェットエッチングすることで形成する。本発明の第10の実施の形態では、第1ゲート酸化膜13および第3ゲート絶縁膜15をシリコン窒化膜で構成し、第2ゲート絶縁膜14をシリコン酸化膜で構成しているので、エッチング液としてはたとえばフッ酸系を用いればよい。また、電荷蓄積層形成のための空間17は、エッチング液を用いたウェットエッチング法に替えてHFガスを含むガスを用いたプラズマドライエッチング法で形成してもよい。

【0147】次に、図98に示すように、n型半導体基

板19全面にLPCVD法により電荷蓄積能力の高いシリコン窒化膜18を電荷蓄積層形成のための空間17が完全に埋め込まれるように堆積する。そして、図99に示すように、n型半導体基板19全面に対してRIEによる異方性エッチングを行い、電荷蓄積能力の高いシリコン窒化膜で構成された電荷蓄積層4aおよび4bを形成する。

【0148】次に、図100に示すように、n型半導体基板19全面に酸化膜16を形成した後、低不純物濃度のp⁻型拡散層20を形成する。p⁻型拡散層20はイオン注入技術によりゲート電極3をマスクとしてp型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0149】次に、図101に示すように、ゲート電極3の側壁にサイドウォールスペーサ9を形成した後、高不純物濃度のp⁺型拡散層21を形成する。p⁺型拡散層21はイオン注入技術によりゲート電極3およびサイドウォールスペーサ9をマスクとしてp型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0150】次に、n型半導体基板19の全面にCVD 法またはスパッタ法によってタングステン、チタン、コ バルトなどの高融点金属膜を堆積し、続いて、n型半導 体基板19を不活性雰囲気中で熱処理することによりゲ ート電極3およびp⁺型拡散層21それぞれの表面に高 融点金属シリサイドで構成される導電層12を形成す る。導電層12形成後、上記以外の領域に残った未反応 の高融点金属を除去すれば、図90に示したメモリセル 構造が完成する。

【0151】なお、図示はしないが、図90のメモリセ 30 ル構造完成後、層間絶縁膜形成工程、コンタクトホール 形成工程、配線形成工程、パッシベイション膜形成工程 等の通常のCMOS製造工程を順次経て、最終的な不揮 発性メモリセルが完成する。

【0152】このように、本発明の第10実施の形態では、電荷蓄積層4a および4bをゲート電極3の両端の下方に自己整合的に形成することができる。したがって、セルトランジスタのゲート長方向の微細化が可能となる。それにより、大容量、高密度の不揮発性半導体メモリを提供できる。また、ビット当りのセル面積は従来 40と比べてほぼ半減され、大幅に縮小された不揮発性半導体メモリを実現できる。

【0153】また、電荷蓄積層4aおよび4bのチャネル長方向の幅は第1ゲート絶縁膜13および第3ゲート絶縁膜15と第2ゲート絶縁膜14のエッチング速度差およびエッチング時間の調節によって容易に制御できる。それにより、電荷蓄積層4aおよび4bを対称に配置できる。そして、電荷蓄積層4aと4bは第2ゲート絶縁膜14によって電気的に完全に分離されるので、電荷蓄積層14aと14b間の相互作用は起こらない。本

らに、電荷蓄積層 4 a および 4 b はソース領域、ドレイン領域、ゲート電極 3 およびチャネル領域からは第 1 の 絶縁膜 1 3 および第 3 の絶縁膜 1 5、酸化膜 1 6 によって完全に絶縁されるので、電荷保持特性の優れた不揮発性半導体メモリを提供できる。電荷蓄積層 4 a および 4 b はゲート電極 3 の端部からチャネル領域方向に延在して形成され、電荷蓄積層 4 a および 4 b のうちのチャネル領域側の部分の電荷蓄積状態によってメモリセルの電流伝達特性ほぼ決まる。したがって、この部分のゲート長方向の長さを限界まで縮小すれば、より微細な不揮発性半導体メモリを提供できる。

【0154】さらに、セル構造は通常のCMOS工程で容易に実現可能であるので、既存の製造ラインを使用し低コストで不揮発性半導体メモリを製造できる。

【0155】そして、本発明の第10の実施の形態では、書き込み時の電子注入効率を向上させることができる。このため、書き込み速度の高速化、書き込み時の印加電圧の低減化を図ることができる。

【0156】 (第11の実施の形態) 次に、本発明の第11の実施の形態について説明する。本発明の第11の実施の形態は、上記の第10の実施の形態において、図90の電荷蓄積層4aと電荷蓄積層4b間に配置された第2の絶縁膜14を不要とし、2つの電荷蓄積層4aおよび4bを一体化させた構成を採っている。図102は、本発明の第11の実施の形態に係る不揮発性半導体メモリのメモリセル構造を示す断面図である。図102に示すように、このメモリセル構造は、上記の第10の実施の形態の電荷蓄積層4a、4b、および第2の絶縁膜14に換えて、電荷蓄積層4fを、配置したものである。

【0157】次に、本発明の第11の実施の形態に係る不揮発性メモリのメモリセルの製造方法を図103乃至図108を用いて説明する。上記の第10の実施の形態と同様、まず図103に示すように、チャネル領域25が形成される領域以外を覆うフォトレジストパターン27を、n型半導体基板19上に形成する。そして、図104に示すように、たとえばRIE法によって、n型半導体基板19をエッチングすることで、段差26を形成する。

1 【0158】次に、図105に示すように、n型半導体基板19全面に電荷蓄積能力の小さいシリコン窒化膜を堆積し、10nm程度の第1ゲート絶縁膜13を形成する。電荷蓄積能力の小さいシリコン窒化膜の堆積はたとえばJVD法で行う。第1ゲート絶縁膜13形成後、LPCVD法により電荷蓄積能力の高いシリコン窒化膜18を5~10nm程度形成する。続いてJVD法により電荷蓄積能力の小さいシリコン窒化膜を堆積し、10nm程度の第3ゲート絶縁膜15を形成する。

絶縁膜14によって電気的に完全に分離されるので、電 【0159】次に、図106に示すように、n型半導体 荷蓄積層14aと14b間の相互作用は起こらない。さ 50 基板19全面にLPCVD法によりn型またはp型不純

30

物をドープした50~250nm程度の多結晶シリコン 膜を堆積した後、露光技術およびエッチング技術により パターニングし、ゲート電極3を形成する。続いて、ゲ ート電極3をマスクとしてソース領域およびドレイン領 域を形成する領域の n 型半導体基板 1 9 の表面の第 1 ゲ ート絶縁膜13、シリコン窒化膜18および第3ゲート 絶縁膜15を自己整合的にドライエッチングする。ここ で、電荷蓄積層4 f が形成される。

【0160】次に、図107に示すように、n型半導体 基板19全面に酸化膜16を形成した後、低不純物濃度 のp一型拡散層20を形成する。p一型拡散層20はイ オン注入技術によりゲート電極3をマスクとしてp型不 純物を注入し、その後の熱処理によって注入した不純物 を活性化することで形成する。

【0161】次に、図108に示すように、ゲート電極 3の側壁にサイドウォールスペーサ9を形成した後、高 不純物濃度のp⁺型拡散層21を形成する。p⁺型拡散 層21はイオン注入技術によりゲート電極3およびサイ ドウォールスペーサ9をマスクとしてp型不純物を注入 し、その後の熱処理によって注入した不純物を活性化す ることで形成する。

【0162】次に、n型半導体基板19の全面にCVD 法またはスパッタ法によってタングステン、チタン、コ バルトなどの高融点金属膜を堆積し、続いて、n型半導 体基板19を不活性雰囲気中で熱処理することによりゲ ート電極 3 および p ⁺型拡散層 2 1 それぞれの表面に高 融点金属シリサイドで構成される導電層12を形成す る。導電層12形成後、上記以外の領域に残った未反応 の高融点金属を除去すれば、図102に示したメモリセ ル構造が完成する。

【0163】なお、図示はしないが、図102のメモリ セル構造完成後、層間絶縁膜形成工程、コンタクトホー ル形成工程、配線形成工程、パッシベイション膜形成工 程等の通常のCMOS製造工程を順次経て、最終的な不 揮発性メモリセルが完成する。

【0164】 (第12の実施の形態) 次に、本発明の第 12の実施の形態について説明する。図109は、本発 明の第12の実施の形態に係る不揮発性半導体メモリの メモリセルの構造を示す断面図である。上記の第10の 実施の形態では、ゲート電極3のパターニングに露光技 40 術およびエッチング技術を用いたが、この第12の実施 の形態では、ゲート電極3のパターニングに化学的機械 的研磨法を用いる例である。

【0165】次に、本発明の第12の実施の形態に係る 不揮発性メモリのメモリセルの製造方法を図110乃至 図118を用いて説明する。まず図110に示すよう に、チャネル領域25が形成される領域以外を覆うフォ トレジストパターン27を、n型半導体基板19上に形 成する。そして、図111に示すように、たとえばRI E法によって、n型半導体基板19をエッチングするこ 50 3の側壁にサイドウォールスペーサ9を形成した後、高

とで、段差26を形成する。

【0166】次に、図112に示すように、n型半導体 基板19全面に電荷蓄積能力の小さいシリコン窒化膜を 堆積し、10nm程度の第1ゲート絶縁膜13を形成す る。電荷蓄積能力の小さいシリコン窒化膜の堆積はたと えばJVD法で行う。第1ゲート絶縁膜13形成後、C VD法によりシリコン酸化膜を堆積し、5~10nm程 度の第2ゲート絶縁膜14を形成する。続いてJVD法 により電荷蓄積能力の小さいシリコン窒化膜を堆積し、 10 n m程度の第3ゲート絶縁膜15を形成する。さら に、n型半導体基板19全面にLPCVD法によりn型 またはp型不純物をドープした50~500nm程度の 多結晶シリコン膜28を堆積する。

【0167】次に、図113に示すように、化学的機械 的研磨方法によって、多結晶シリコン膜19の埋め込み を行なうことで、ゲート電極3を形成する。なお、通 常、n型半導体基板19上に残存する第1のゲート絶縁 膜13、第2のゲート絶縁膜14および第3のゲート絶 縁膜15を、たとえばウェットエッチングにより除去さ れる。

【0168】次に、図114に示すように、電荷蓄積層 形成のための空間17を形成する。この空間17は、第 1ゲート酸化膜13および第3ゲート絶縁膜15よりも 第2ゲート絶縁膜14のエッチング速度が大きいエッチ ング液を用いて第2ゲート絶縁膜14の端部を選択的に ウェットエッチングすることで形成する。本発明の第1 2の実施の形態では、第1ゲート酸化膜13および第3 ゲート絶縁膜15をシリコン窒化膜で構成し、第2ゲー ト絶縁膜14をシリコン酸化膜で構成しているので、エ ッチング液としてはたとえばフッ酸系を用いればよい。 また、電荷蓄積層形成のための空間17は、エッチング 液を用いたウェットエッチング法に替えてHFガスを含 むガスを用いたプラズマドライエッチング法で形成して

【0169】次に、図115に示すように、n型半導体 基板19全面にLPCVD法により電荷蓄積能力の高い シリコン窒化膜18を電荷蓄積層形成のための空間17 が完全に埋め込まれるように堆積する。そして、図11 6に示すように、n型半導体基板19全面に対してRI Eによる異方性エッチングを行い、電荷蓄積能力の高い シリコン窒化膜で構成された電荷蓄積層 4 a および 4 b を形成する。

【0170】次に、図117に示すように、n型半導体 基板19全面に酸化膜16を形成した後、低不純物濃度 のp型拡散層20を形成する。p型拡散層20はイ オン注入技術によりゲート電極3をマスクとしてp型不 純物を注入し、その後の熱処理によって注入した不純物 を活性化することで形成する。

【0171】次に、図118に示すように、ゲート電極

不純物濃度の p ⁺型拡散層 2 1 を形成する。 p ⁺型拡散 層 2 1 はイオン注入技術によりゲート電極 3 およびサイドウォールスペーサ 9 をマスクとして p 型不純物を注入し、その後の熱処理によって注入した不純物を活性化することで形成する。

【0172】次に、n型半導体基板19の全面にCVD 法またはスパッタ法によってタングステン、チタン、コ バルトなどの高融点金属膜を堆積し、続いて、n型半導 体基板19を不活性雰囲気中で熱処理することによりゲ ート電極3およびp⁺型拡散層21それぞれの表面に高 10 融点金属シリサイドで構成される導電層12を形成す る。導電層12形成後、上記以外の領域に残った未反応 の高融点金属を除去すれば、図109に示したメモリセ ル構造が完成する。

【0173】なお、図示はしないが、図109のメモリセル構造完成後、層間絶縁膜形成工程、コンタクトホール形成工程、配線形成工程、パッシベイション膜形成工程等の通常のCMOS製造工程を順次経て、最終的な不揮発性メモリセルが完成する。

【0174】(第13の実施の形態)次に、本発明の第13の実施の形態について説明する。上記の第1乃至第12の実施の形態では、メモリセル以外のトランジスタの高速化に対する十分な検討はなされていなかった。一方、高速CMOSトランジスタの構造として、ゲート電極とソース・ドレイン拡散層間に凹上のノッチを形成することで、ゲート電極と拡散層間の容量を低減し、ロジックゲートを高速化する試みがなされている(T. Ghaniet al., IEDM99, p415)。この第13の実施の形態は、この構造を不揮発性半導体メモリに利用することで、メモリ機能を有しない通常のトランジスタと不揮発性半導体メモリとを混載する半導体装置の大幅な高速化を可能とするものである。

【0175】図119は、本発明の第13の実施の形態 に係る不揮発性半導体メモリのメモリセル構造を示す断 面図である。このメモリセルはn型MOSトランジスタ で構成される。本発明の第13の実施の形態に係る不揮 発性半導体メモリのメモリセル構造では、p型半導体基 板1の表面に第1ゲート絶縁膜13を介してゲート電極 3が設けられる。ゲート電極3の両端には凹部が設けら れ、各凹部内には、電荷蓄積層 4 (4 a 、 4 b) が形成 される。電荷蓄積層4とゲート電極3との間には、酸化 膜30が形成されている。ゲート電極3の側面には酸化 膜16を介してサイドウォールスペーサ9が設けられ、 このサイドウォールスペーサ9の下部のp型半導体基板 1の主面には、チャネル領域に接する低不純物濃度の n 一型拡散層10と、このn 型拡散層10の外側に位置 する高不純物濃度のn⁺型拡散層11が設けられる。ゲ ート電極3およびn⁺型拡散層11それぞれの表面には 導電層12が設けられる。

【0176】本発明の第13の実施の形態に係る不揮発

46 性メモリのメモリセルは、ソース領域およびドレイン領

性メモリのメモリセルは、シース領域およのトレイン領域を低不純物濃度のn^一型拡散層10と高不純物濃度のn⁺型拡散層11で構成したLDD構造を有している。そして、ゲート電極3の両端部には電荷蓄積層4(4a,4b)が形成される。この2つの電荷蓄積層4aおよび4bに電子を蓄積し、その蓄積状態は(1)電荷蓄積層4a、4bのいずれも電子を蓄積していない状態、

- (2) 電荷蓄積層4aのみが電子を蓄積している状態、
- (3) 電荷蓄積層4bのみが電子を蓄積している状態、
- (4) 電荷蓄積層4a、4b共に電子を蓄積している状態、の4つの状態をとり得る。この2つの電荷蓄積層4a および4bに保持された電子の有無によって生じるしきい値電圧の変化分を記憶情報の"00"、"01"、"10"、"11"に対応させる。また、このメモリセル

構造では電荷蓄積層4はチャネル領域端部の上方に位置 するので、チャネル領域中央部のしきい値電圧はチャネ ル領域の不純物濃度のみで決まり、電荷蓄積層4の電子 の蓄積状態に依存しない。したがって、電荷蓄積層4の 電子の過不足による過消去 (over-erase) は防止され、 それにより過消去に起因するリーク不良、プログラム不 良、読み出し不良等は生じ得ない。また、ソース領域と ドレイン領域間のリーク電流はゲート電圧のみで抑制で き、高信頼性の不揮発性メモリを実現できる。電荷蓄積 層4はCVD法による電荷蓄積能力の高いシリコン窒化 膜で構成すればよい。シリコン窒化膜の離散的な電荷捕 獲準位に電子を蓄積することで、下部絶縁膜の膜質に影 響を受け難い電荷保持特性を得ることができるからであ る。また、シリコン膜、多結晶シリコン膜で構成すれば 安価に製造できる。さらに、第1ゲート絶縁膜13をシ リコン酸化膜(SiO2膜)の2倍程度の誘電率を有す るシリコン窒化膜(Si3N4膜)で構成すれば、シリ コン酸化膜換算膜厚が4nm~11nm程度の非常に薄 いゲート絶縁膜を安定して実現できる。たとえばシリコ ン酸化膜換算膜厚が5 nmのシリコン窒化膜の実質膜厚 は10nm程度なので、直接トンネル(DT)注入も誘 起されない。したがって、電子の注入抽出動作時の電圧 は低電圧化され、メモリセルの微細化のみならず周辺高

【0177】本発明の第13の実施の形態に係る不揮発性メモリのメモリセルでは、ソース領域およびドレイン領域の耐圧向上の目的でn 型拡散層10を設け、LD D構造を構成しているが、シングルドレイン構造、ダブルドレイン構造でソース領域およびドレイン領域を構成してもよい。

電圧動作素子の微細化も可能となる。

【0178】次に、本発明の第13の実施の形態に係る不揮発性メモリの動作について図120および図121を用いて説明する。図120は、書き込み動作を説明する不揮発性メモリの断面図である。図121は、消去動作を説明する不揮発性メモリの断面図である。図120および図121のメモリセルはn型MOSトランジスタ

で構成される。図120に示すように、メモリセルの書 き込み時には、ゲートGに6~8V程度、ドレインDに 4~5V程度をそれぞれ印加し、ソースSを接地する。 このように電圧を印加し、チャネル熱電子(CHE)で 電子をドレイン領域側の電荷蓄積層4 b に注入する。ソ ース領域側の電荷蓄積層4 b に電子を注入する場合に は、ドレインD、ソースSそれぞれに印加する電圧を上 記と入れ替えればよい。一方、メモリセルの消去は、図 121に示すように、ゲートGに負電圧 (~-5V) を 印加し、ファウラー・ノルドハイム (FN) 型トンネル 電流を利用して電荷蓄積層4a、4bから電子を引き抜 くことで行われる。また、ゲートGが複数のメモリセル で共有されている場合には、それらのメモリセルから同 時に電子を引き抜くことができる。この場合、ソース S、ドレインDはp型半導体基板1と同電位とすればよ い。また、p型半導体基板1の電位とは異なる正電圧を ドレイン電極に印加し、ソース電極を浮遊電位 (Floati ng)とすれば、ドレイン電極側の電荷蓄積層4bのみか ら電子を引き抜くことも可能である。ソース電極側の電 荷蓄積層4aのみから電子を引き抜く場合にはソース電 極に正電圧を印加し、ドレイン電極を浮遊電位とすれば よい。

【0179】また図示はしないが、メモリセルの読み出 しは、ソースSとドレインDの間を流れる読み出し電流 を検知することで行われる。電荷蓄積層4 a 、4 b の蓄 積状態によってソース領域、ドレイン領域近傍の電流伝 **遠特性(チャネルコンダクタンス)が変調することを利** 用するものである。ソースS、ドレインDのどちらにバ イアスするかは電流伝達特性の変調が顕著に現れる方を 選択すればよい。電荷蓄積層4aおよび4bの4つの蓄 積状態によって4つの異なる電流伝達特性が得られ、そ れにより1つのセルで2ビット分の情報を記憶できる。 【0180】次に、p型MOSトランジスタで構成され る、本発明の第13の実施の形態に係る不揮発性メモリ の動作について図122および図123を用いて説明す る。図122は、書き込み動作を説明する不揮発性メモ リの断面図である。図123は、消去動作を説明する不 揮発性メモリの断面図である。図122および図123 のメモリセルはp型MOSトランジスタで構成される。 図122に示すように、メモリセルの書き込み時には、 ゲートGに5V程度、ドレインDに-5V程度をそれぞ れ印加し、ソースSを浮遊電位とする。このように電圧 を印加し、バンドーバンド間トンネル現象起因の電子に ドレイン領域近傍の電界でエネルギーを与え、ドレイン 領域側の電荷蓄積層4bに電子を注入する。ソース領域 側の電荷蓄積層4aに電子を注入する場合には、ドレイ ンD、ソースSそれぞれに印加する電圧を上記と入れ替 えればよい。一方、メモリセルの消去は、図123に示 すように、ゲートGに負電圧(~-5V)を印加し、F N電流を利用して電荷蓄積層 4 a 、 4 b から電子を引き

抜くことで行われる。また、ゲートGが複数のメモリセルで共有されている場合には、それらのメモリセルから同時に電子を引き抜くことができる。この場合、ソースSおよびドレインDはn型半導体基板19と同電位あるいは浮遊電位とする。

【0181】また図示はしないが、メモリセルの読み出

しは、ソースSとドレインDの間を流れる読み出し電流

を検知することで行われる。電荷蓄積層4a、4bの蓄 積状態によってソース領域、ドレイン領域近傍の電流伝 達特性(チャネルコンダクタンス)が変調することを利 用するものである。ソースS、ドレインDのどちらにバ イアスするかは電流伝達特性の変調が顕著に現れる方を 選択すればよい。電荷蓄積層4aおよび4bの4つの蓄 積状態によって4つの異なる電流伝達特性が得られ、そ れにより1つのセルで2ビット分の情報を記憶できる。 【0182】本発明の第13の実施の形態では、図12 4に示すように、メモリ機能を有しない通常のMOSト ランジスタも実現可能である。なぜならば、このMOS トランジスタでは、電荷蓄積層4は、ソース・ドレイン 領域10,11上のみに配置され、チャネル領域上には 配置されていない。このため、このMOSトランジスタ の伝導特性は、電荷蓄積層4の電荷の保持状態に、何ら・ 影響を受けることはないからである。さらに、ゲート電 極3の凹部の存在によって、ゲート-ソース・ドレイン 間の寄生容量が低減され、MOSトランジスタの高速動 作が可能となるという有利な点も有している。

【0183】 (第14の実施の形態) 次に、本発明の第 14の実施の形態について説明する。この第14の実施 の形態は、上記の第13の実施の形態において、電荷蓄 積層4とサイドウォールスペーサ9を一体化させた構成 となっている。図125は、本発明の第14の実施の形 態に係る不揮発性半導体メモリのメモリセル構造を示す 断面図である。このメモリセルはn型MOSトランジス タで構成される。本発明の第14の実施の形態に係る不 揮発性半導体メモリのメモリセル構造では、p型半導体 基板1の表面に第1ゲート絶縁膜13を介してゲート電 極3が設けられる。ゲート電極3の両端には凹部が設け られ、各凹部内には、電荷蓄積層4(4a、4b)が形 成される。電荷蓄積層4とゲート電極3との間には、酸 化膜30が形成されている。ゲート電極3の側面には酸 化膜16を介してサイドウォールスペーサ9が設けら れ、このサイドウォールスペーサ9の一部が電荷蓄積層 4を構成する。サイドウォールスペーサ9の下部のp型 半導体基板1の主面には、チャネル領域に接する低不純 物濃度のn型拡散層10と、このn型拡散層10の 外側に位置する高不純物濃度のn⁺型拡散層11が設け られる。ゲート電極3およびn⁺型拡散層11それぞれ の表面には導電層12が設けられる。

【0184】本発明の第14の実施の形態では、サイド 50 ウォールスペーサ9および電荷蓄積層4は、CVD法に よる電荷蓄積能力の高いシリコン窒化膜で構成すればよい。シリコン窒化膜の離散的な電荷捕獲準位に電子を蓄積することで、下部絶縁膜の膜質に影響を受け難い電荷保持特性を得ることができるからである。また、シリコン膜、多結晶シリコン膜で構成すれば安価に製造できる

【0185】本発明の第14の実施の形態では、上記の 第13の実施の形態と同様、図126に示すような、通 常のMOSトランジスタも実現できる。

[0186]

【発明の効果】本発明によれば、簡単なセル構造で複数 ビット分の情報を記憶することができる不揮発性半導体 記憶装置の構造を実現できる。

【0187】本発明によれば、簡単な製造プロセスで複数ビット分の情報を記憶する不揮発性半導体記憶装置を製造する不揮発性半導体記憶装置の製造方法を実現できる。

【0188】本発明によれば、簡単なセル構造で電気的に書き込み消去可能な不揮発性メモリと高速書き込み読み出し可能な揮発性メモリを混載した半導体記憶装置の 20 構造を実現できる。

【0189】本発明によれば、簡単な製造プロセスで電気的に書き込み消去可能な不揮発性メモリと高速書き込み読み出し可能な揮発性メモリを混載した半導体記憶装置の製造方法を実現できる。

【図面の簡単な説明】

【図1】本発明の第1の実施の形態に係る不揮発性半導体メモリのメモリセル構造を示す断面図である。

【図2】本発明の第1の実施の形態に係る不揮発性半導体メモリの動作を説明する断面図である。

【図3】本発明の第1の実施の形態に係る不揮発性半導体メモリの動作を説明する断面図である。

【図4】本発明の第1の実施の形態に係る不揮発性半導体メモリの動作を説明する断面図である。

【図5】本発明の第1の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図6】本発明の第1の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図7】本発明の第1の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図8】本発明の第1の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図9】本発明の第1の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図10】本発明の第2の実施の形態に係る不揮発性半 導体メモリのメモリセル構造を示す断面図である。

【図11】本発明の第2の実施の形態に係る不揮発性半 導体メモリの動作を説明する断面図である。

【図12】本発明の第2の実施の形態に係る不揮発性半 導体メモリの動作を説明する断面図である。 【図13】本発明の第2の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図14】本発明の第2の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図15】本発明の第2の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

10 【図16】本発明の第2の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図17】本発明の第2の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図18】本発明の第2の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図19】本発明の第2の実施の形態に係る不揮発性半 10 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図20】本発明の第4の実施の形態に係る不揮発性半 導体メモリのメモリセル構造を示す断面図である。

【図21】本発明の第4の実施の形態に係る不揮発性半導体メモリの動作を説明する断面図である。

【図22】本発明の第4の実施の形態に係る不揮発性半 導体メモリの動作を説明する断面図である。

【図23】本発明の第5の実施の形態に係る不揮発性メモリの周辺回路を構成するMOSトランジスタの構造を30 示す断面図である。

【図24】図23のMOSトランジスタの製造工程を示す断面図である。

【図25】図23のMOSトランジスタの製造工程を示す断面図である。

【図26】図23のMOSトランジスタの製造工程を示す断面図である。

【図27】図23のMOSトランジスタの製造工程を示す断面図である。

【図28】図23のMOSトランジスタの製造工程を示 40 す断面図である。

【図29】図23のMOSトランジスタの製造工程を示す断面図である。

【図30】図23のMOSトランジスタの製造工程を示す断面図である。

【図31】本発明の第6の実施の形態に係る半導体記憶 装置に搭載された不揮発性半導体メモリのメモリセル構 造を示す断面図である。

【図32】本発明の第6の実施の形態に係る半導体記憶装置に搭載された揮発性半導体メモリのメモリセル構造50を示す断面図である。

50

【図33】本発明の第6の実施の形態に係る不揮発性半 導体メモリの動作を説明する断面図である。

【図34】本発明の第6の実施の形態に係る不揮発性半 導体メモリの動作を説明する断面図である。

【図35】本発明の第6の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図36】本発明の第6の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図37】本発明の第6の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図38】本発明の第6の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図39】本発明の第6の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図40】本発明の第6の実施の形態に係る不揮発性半 20 導体メモリのメモリセルの製造工程を示す断面図である。

【図41】本発明の第6の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図42】本発明の第6の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図43】本発明の第6の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図44】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図45】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図46】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図47】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図48】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図49】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図50】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図51】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図52】本発明の第6の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図53】本発明の第7の実施の形態に係る半導体記憶 50

装置に搭載された不揮発性半導体メモリのメモリセル構造を示す断面図である。

【図54】本発明の第7の実施の形態に係る半導体記憶 装置に搭載された揮発性半導体メモリのメモリセル構造 を示す断面図である。

【図55】本発明の第7の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図56】本発明の第7の実施の形態に係る不揮発性半 10 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図57】本発明の第7の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図58】本発明の第7の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図59】本発明の第7の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図60】本発明の第7の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図61】本発明の第7の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図62】本発明の第7の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

30 【図63】本発明の第7の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図64】本発明の第7の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図65】本発明の第7の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図66】本発明の第7の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図67】本発明の第7の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図68】本発明の第7の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図69】本発明の第7の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図70】本発明の第7の実施の形態に係る揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図71】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセル構造を示す断面図である。

【図72】本発明の第8の実施の形態に係る不揮発性半 導体メモリの動作を説明する断面図である。

io 【図73】本発明の第8の実施の形態に係る不揮発性半

52

導体メモリの動作を説明する断面図である。

【図74】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図75】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図76】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図77】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図78】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図79】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図80】本発明の第8の実施の形態に係る不揮発性半 20 導体メモリのメモリセルの製造工程を示す断面図であ ス

【図81】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図82】本発明の第8の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図83】本発明の第9の実施の形態に係る不揮発性半 導体メモリのメモリセル構造を示す断面図である。

【図84】本発明の第9の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図85】本発明の第9の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図86】本発明の第9の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図である。

【図87】本発明の第9の実施の形態に係る不揮発性半 40 導体メモリのメモリセルの製造工程を示す断面図である。

【図88】本発明の第9の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る。

【図89】本発明の第9の実施の形態に係る不揮発性半 導体メモリのメモリセルの製造工程を示す断面図であ る

【図90】本発明の第10の実施の形態に係る不揮発性 半導体メモリのメモリセル構造を示す断面図である。 54

【図91】本発明の第10の実施の形態に係る不揮発性 半導体メモリの動作を説明する断面図である。

【図92】本発明の第10の実施の形態に係る不揮発性 半導体メモリの動作を説明する断面図である。

【図93】本発明の第10の実施の形態に係る不揮発性 半導体メモリのメモリセルの製造工程を示す断面図であ

【図94】本発明の第10の実施の形態に係る不揮発性 半導体メモリのメモリセルの製造工程を示す断面図であ 10 る。

【図95】本発明の第10の実施の形態に係る不揮発性 半導体メモリのメモリセルの製造工程を示す断面図であ る。

【図96】本発明の第10の実施の形態に係る不揮発性 半導体メモリのメモリセルの製造工程を示す断面図であ る

【図97】本発明の第10の実施の形態に係る不揮発性 半導体メモリのメモリセルの製造工程を示す断面図であ る。

20 【図98】本発明の第10の実施の形態に係る不揮発性 半導体メモリのメモリセルの製造工程を示す断面図である。

【図99】本発明の第10の実施の形態に係る不揮発性 半導体メモリのメモリセルの製造工程を示す断面図である。

【図100】本発明の第10の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図101】本発明の第10の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図102】本発明の第11の実施の形態に係る不揮発性半導体メモリのメモリセル構造を示す断面図である。

【図103】本発明の第11の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図104】本発明の第11の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図105】本発明の第11の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図106】本発明の第11の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図で

【図107】本発明の第11の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図108】本発明の第11の実施の形態に係る不揮発 50 性半導体メモリのメモリセルの製造工程を示す断面図で ある。

【図109】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセル構造を示す断面図である。

【図110】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図111】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図112】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図113】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図114】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図115】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図116】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図117】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図118】本発明の第12の実施の形態に係る不揮発性半導体メモリのメモリセルの製造工程を示す断面図である。

【図119】本発明の第13の実施の形態に係る不揮発性半導体メモリのメモリセル構造を示す断面図である。

【図120】 n型MOSトランジスタで構成された、本発明の第13の実施の形態に係る不揮発性半導体メモリの動作を説明する断面図である。

【図121】n型MOSトランジスタで構成された、本発明の第13の実施の形態に係る不揮発性半導体メモリの動作を説明する断面図である。

【図122】p型MOSトランジスタで構成された、本発明の第13の実施の形態に係る不揮発性半導体メモリの動作を説明する断面図である。

56

【図123】 p型MOSトランジスタで構成された、本 発明の第13の実施の形態に係る不揮発性半導体メモリ の動作を説明する断面図である。

【図124】本発明の第13の実施の形態に係る不揮発性半導体メモリのメモリセルと同一のゲート構造を有するMOSトランジスタの構造を示す断面図である。


【図125】本発明の第14の実施の形態に係る不揮発性半導体メモリのメモリセル構造を示す断面図である。

【図126】本発明の第14の実施の形態に係る不揮発 10 性半導体メモリのメモリセルと同一のゲート構造を有す るMOSトランジスタの構造を示す断面図である。


【符号の説明】

- 1 p型半導体基板
- 2 ゲート絶縁膜
- 3 ゲート電極(第1ゲート電極)
- 4 電荷蓄積層
- 5 第1酸化膜
- 6 窒化膜
- 7 第2酸化膜
- 20 8 第2ゲート電極
 - 9 サイドウォールスペーサ
 - 10 n 型拡散層
 - 11 n ⁺型拡散層
 - 12 導電層
 - 13 第1ゲート絶縁膜
 - 14 第2ゲート絶縁膜
 - 15 第3ゲート絶縁膜
 - 16 酸化膜
 - 17 電荷蓄積層形成のための空間
- 30 18 シリコン窒化膜
 - 19 n型半導体基板
 - 20 P^一型拡散層
 - 21 p ⁺型拡散層
 - 22, 27 フォトレジスト (フォトレジストパターン)
 - 23 トンネル絶縁膜
 - 24 第4ゲート絶縁膜
 - 25 チャネル領域
 - 26 段差
- 40 28 多結晶シリコン膜


【図1】




【図2】




【図3】







【図5】




【図6】




【図7】




【図8】




【図9】




【図10】





[図11]





【図12】




















【図23】




【図26】




【図27】





【図28】





[図29]























[図42] [図43]









【図47】








【図46】





[図48]



























































[図75]




【図76】




【図77]








【図79】





【図80】























【図87】




[図88]




【図89】








【図91】





【図92】








































【図120】




【図121】




[図122]




[図123]




【図124】



【図125】



【図126】



フロントページの続き

(51) Int. Cl. 7

識別記号

FΙ

テーマコート'(参考)

H 0 1 L 27/115

27/10

481

491

F ターム(参考) 5F001 AA12 AA13 AB20 AC02 AC06 AC62 AD17 AE02 AE08 AF20

AG03 AG07 AG10 AG29 AG40

5F083 AD01 EP17 EP18 EP23 EP28

EP48 EP49 EP50 EP63 EP68

ERO2 ERO5 ERO6 ER15 ER16

ER19 ER30 GA16 JA04 JA06

JA14 JA15 JA35 JA39 JA53

PR03 PR05 PR09 PR29 PR43

PR45 PR53 PR55 ZA07 ZA14

ZA21

5F101 BA42 BA45 BB03 BC02 BC11

BC13 BD07 BE05 BE07 BF05

BH05 BH14 BH15 BH19 BH21

(19) Japan Patent Office (JP)

(12) Laid Open Patent Application

(11) Publication number: 2001-156188(P2001-156188A)

(43) Date of publication of application: 08.06.2001

(51) Int.Cl.

H01L 21/8247 H01L 29/788 H01L 29/792 H01L 21/8242 H01L 27/108

H01L27/115 H01L27/10

(21) Application number: 2000-057642 02.03.2000

(22) Date of filing:

(31) Priority number:

11-060751

11-262717

(32) Priority date:

08.03.1999

16.09.1999

(33) Priority country:

JP

JP

(71) Applicant:

TOSHIBA CORP

(72) Inventor:

YOSHIKAWA KUNIYOSHI

(74) Attorney:

100083806

HIDEKAZU MIYOSHI

(54) SEMICONDUCTOR STORAGE DEVICE AND METHOD FOR MANUFACTURING THE SAME

(57) Abstract: PROBLEM TO BE SOLVED: To provide a nonvolatile semiconductor storage device for storing information for plural bits, using a simple cell structure.SOLUTION: In this new structure of a nonvolatile semiconductor storage device for storing information for plural bits, the edge part of a gate electrode is provided with a charge-storing layer 4 for storing electrons. Thus, information on plural bits can be stored by storing the electrons in the charge storage layer 4.

[Claim(s)]

[Claim 1] A nonvolatile semiconductor memory characterized by having

a 1st gate electrode arranged via a gate insulator layer on the principal plane of a semiconductor substrate.

the aforementioned charge accumulation layer arranged on the side face of said 1st gate electrode,

a 2nd gate electrode on the side face of said 1st gate electrode with the charge accumulation layer inbetween, and

an electric conduction layer which connects electrically said 1st and 2nd gate electrodes.

[Claim 2] The manufacture technique of the nonvolatile semiconductor memory characterized by including at least

the process which forms the 1st gate electrode over a gate insulator layer on the principal plane of a semiconductor substrate,

the process which forms a charge accumulation layer and the 2nd gate electrode one by one on the side face of said 1st gate electrode, and

the gate electrode of the above 1st and the gate electrode of the above 2nd.

the process which forms the electric conduction layer which connects electrically

[Claim 3] The nonvolatile semiconductor memory characterized by having

the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers arranged on the principal plane of a semiconductor substrate,

the charge accumulation layer arranged at the edge of the 2nd aforementioned insulator layer, and

the gate electrode arranged on the aforementioned gate insulator layer.

[Claim 4] The manufacture technique of the nonvolatile semiconductor memory characterized by including at least

the process of forming the 1st, the 2nd, and 3rd insulator layers one by one in this order on the principal plane top of a semiconductor substrate and which forms the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers,

the process which forms a gate electrode by carrying out patterning of this gate electrode component and a gate insulator layer after depositing a gate electrode component on the upper part of this gate insulator layer,

the process which removes the edge of the 2nd aforementioned insulator layer alternatively and forms space, and

the process which forms a charge accumulation layer in this space.

[Claim 5] The semiconductor memory characterized by providing

the nonvolatile semiconductor memory which has

the 1st lower insulator layer arranged on the principal plane of a semiconductor substrate,

the 1st middle insulator layer arranged at the upper part of the center of the 1st lower insulator layer,

the 1st charge accumulation layer arranged at the upper part of the edge of the above 1st lower insulator layer,

the 1st upper insulator layer arranged at the upper part of the above 1st middle insulator layer and the 1st charge accumulation layer, and

the 1st gate electrode arranged at the upper part of the 1st up insulator layer and

the volatile semiconductor memory which has

the 2nd lower insulator layer which has been arranged on the principal plane of the aforementioned semiconductor substrate and which consists of the same material as the interval insulator layer of the above 1st,

the ultra-thin insulator layer arranged on the principal plane top of the aforementioned semiconductor substrate and to the ends of the 2nd lower insulator layer,

the 2nd charge accumulation layer which has been arranged at the upper part of this ultra-thin

insulator layer and which consists of the same material as the above 1st charge accumulation layer,

the 2nd upper insulator layer which has been arranged at the upper part of the above 2nd lower insulator layer and the 2nd charge accumulation layer and which consists of the same material as the above 1st upper insulator layer, and

the 2nd gate electrode arranged at the upper part of the 2nd upper insulator layer.

[Claim 6] the semiconductor memory characterized by providing

the nonvolatile semiconductor memory which has

the 1st lower insulator layer arranged on the principal plane of a semiconductor substrate

the 1st middle insulator layer arranged at the upper part of the center of the 1st lower insulator layer,

the 1st charge accumulation layer arranged at the upper part of the edges of the above 1st lower insulator layer,

the 1st upper insulator layer arranged at the upper part of the above 1st interval insulator layer and the 1st charge accumulation layer, and

the 1st gate electrode arranged at the upper part of the 1st upper insulator layer, and

the volatile semiconductor memory which has

the ultra-thin insulator layer arranged on the principal plane of the aforementioned semiconductor substrate,

the 2nd charge accumulation layer which has been arranged on this ultra-thin insulator layer and which consists of the same material as the above 1st charge accumulation layer,

the 2nd upper insulator layer arranged on the 2nd charge accumulation layer, and

the 2nd gate electrode arranged on the 2nd upper insulator layer.

[Claim 7] The volatile semiconductor memory characterized by having

the lower insulator layer which has been arranged on the principal plane of a semiconductor substrate.

the ultra-thin insulator layer arranged on top of the principal plane of the aforementioned semiconductor substrate and at the ends of this lower insulator layer,

the charge accumulation layer arranged at the upper part of this ultra-thin insulator layer,

the upper insulator layer arranged on top of the aforementioned lower insulator layer and a charge accumulation layer, and

the gate electrode arranged at the upper part of this up insulator layer.

[Claim 8] The volatile semiconductor memory characterized by having

the ultra-thin insulator layer arranged on the principal plane of a semiconductor substrate,

the charge accumulation layer arranged on this ultra-thin insulator layer,

the insulator layer arranged on this charge accumulation layer, and

the gate electrode arranged on this insulator layer.

[Claim 9] The semiconductor memory characterized by including at least

the process which forms the 1st insulator layer on part of the principal plane of a semiconductor substrate,

the process which forms the 2nd and 3rd insulator layers one by one in the part other than on the principal plane of the aforementioned semiconductor substrate and the upper part of this 1st insulator layer.

the process which deposits a gate electrode component on the upper part of this 3rd insulator laver.

the process which forms the 1st gate electrode by carrying out patterning of this gate electrode component, the 3rd aforementioned insulator layer, the 2nd aforementioned insulator layer and the 1st insulator layer,

the process which forms the 2nd gate electrode by carrying out patterning of the aforementioned gate electrode component, the aforementioned 3rd insulator layer and the 2nd insulator layer, the manufacture technique process which removes alternatively the edge of the 2nd insulator

layer of both the 1st and 2nd gate electrodes, and thereby forms space, and the process which forms a charge accumulation layer in this space.

[Claim 10] The manufacture technique of the semiconductor memory characterized by including at least

the process which forms the 1st, the 2nd, and 3rd insulator layers one by one on the principal plane of a semiconductor substrate,

the process which forms the 1st gate electrode by carrying out patterning this gate electrode component, the 3rd aforementioned insulator layer, the 2nd aforementioned insulator layer and the 1st insulator layer after depositing the 1st gate electrode component on the upper part of this 3rd insulator layer,

the process which forms the 2nd gate electrode formation field by removing the aforementioned gate electrode component, the 3rd aforementioned insulator layer, the 2nd aforementioned insulator layer and the 1st insulator layer of part of principal plane of the aforementioned semiconductor substrate, the process being simultaneously process performed with the 1st gate electrode formation process.

the process which removes alternatively the edge of the 2nd insulator layer of the above 1st gate electrode, and forms space,

the process which forms an ultra-thin insulator layer on the principal plane of the aforementioned semiconductor substrate,

the process which forms a charge accumulation layer in the space of the above 1st gate electrode by carrying out anisotropic etching of this charge accumulation layer component after depositing the material which constitutes a charge accumulation layer

the process which forms the 2nd gate electrode by carrying out patterning of the 2nd gate electrode component, the aforementioned 4th insulator layer, aforementioned charge accumulation layer component and ultra-thin insulator layer, after depositing the 4th insulator layer and the 2nd gate electrode component on the principal plane of the aforementioned semiconductor substrate.

[Claim 11] The nonvolatile semiconductor memory characterized by having the heights arranged on the principal plane of a semiconductor substrate,

the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers arranged on the principal plane of the aforementioned semiconductor substrate containing these heights, the charge accumulation layer arranged at the edge of the 2nd aforementioned insulator layer, and

the gate electrode arranged on the aforementioned gate insulator layer.

[Claim 12] The manufacture technique of the nonvolatile semiconductor memory characterized by including at least

the process which forms a heights on the principal plane of a semiconductor substrate,

the process which forms the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers by forming the 1st, the 2nd, and 3rd insulator layers one by one on the aforementioned semiconductor substrate containing these heights,

the process which forms a gate electrode by carrying out patterning of this gate electrode component and a gate insulator layer after depositing a gate electrode component on the upper part of this gate insulator layer,

the process which removes the edge of the 2nd aforementioned insulator layer alternatively, and forms space, and

the process which forms a charge accumulation layer in this space.

[Claim 13] The nonvolatile semiconductor memory characterized by having the heights arranged on the principal plane of a semiconductor substrate, and the gate insulator layer which consists of the 1st and 2nd insulator layers arranged on the principal plane of the aforementioned semiconductor substrate containing this heights, the charge accumulation layer arranged between the 1st and 2nd insulator layers, and the gate electrode arranged on the aforementioned gate insulator layer

[Claim 14] The manufacture technique of the nonvolatile semiconductor memory characterized by including at least

the process which forms a heights on the principal plane of a semiconductor substrate,

the process that forms the 1st insulator layer, a charge accumulation layer component and the 3rd insulator layer one by one, on the aforementioned semiconductor substrate containing this heights, and

the process which forms a gate electrode by carrying out patterning of this 1st insulator layer, a charge accumulation layer component, and the 3rd insulator layer.

[Claim 15] The nonvolatile semiconductor memory characterized by having

the concavity arranged on the principal plane of a semiconductor substrate.

the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers arranged on the principal plane of the aforementioned semiconductor substrate containing this concavity, the charge accumulation layer arranged at the edge of the aforementioned 2nd insulator layer, and

the gate electrode arranged on the aforementioned gate insulator layer.

[Claim 16] The manufacture technique of the nonvolatile semiconductor memory characterized by including at least

the process which forms a concavity on the principal plane of a semiconductor substrate,

the process which forms the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers, by forming the 1st, the 2nd, and 3rd insulator layers one by one on the aforementioned semiconductor substrate containing this concavity,

the process which forms a gate electrode by carrying out patterning of this gate electrode component and a gate insulator layer after depositing a gate electrode component on the upper part of this gate insulator layer,

the process which removes the edge of the 2nd aforementioned insulator layer alternatively, and forms space, and

the process which forms a charge accumulation layer in this space.

[Claim 17] The nonvolatile semiconductor memory characterized by having the concavity arranged on the principal plane of a semiconductor substrate, the gate insulator layer which consists of the 1st and 2nd insulator layers arranged on the principal plane of the aforementioned semiconductor substrate containing this concavity, the charge accumulation layer arranged between the 1st and 2nd insulator layers, and the gate electrode arranged on the aforementioned gate insulator layer.

[Claim 18] The manufacture technique of the nonvolatile semiconductor memory characterized by including at least

the process which forms a concavity on the principal plane of a semiconductor substrate,

the process that forms the 1st insulator layer, a charge accumulation layer component and the 3rd insulator layer, one by one, on the aforementioned semiconductor substrate containing this heights,

the process which forms a gate electrode by carrying out patterning of this 1st insulator layer, a charge accumulation layer component, and the 3rd insulator layer.

[Claim 19] The manufacture technique of the nonvolatile semiconductor memory characterized by including at least

the process which forms a concavity on the principal plane of a semiconductor substrate, the process which forms the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers by forming the 1st, the 2nd, and 3rd insulator layers one by one on the

aforementioned semiconductor substrate containing this concavity,

the process which forms the gate electrode embedded at the aforementioned concavity by removing this gate electrode component by the chemical mechanical polishing technique after depositing a gate electrode component on the upper part of this gate insulator layer,

the process which removes the edge of the aforementioned 2nd insulator layer alternatively, and forms space, and

the process which forms a charge accumulation layer in this space.

[Claim 20] The manufacture technique of the nonvolatile semiconductor memory characterized by including at least

the process which forms a concavity on the principal plane of a semiconductor substrate, and the process which forms the 1st insulator layer, a charge accumulation layer component, and the 3rd insulator layer one by one on the principal plane of the aforementioned semiconductor substrate containing this concavity,

the process which forms the gate electrode embedded at the aforementioned concavity by removing this gate electrode component by the chemical mechanical polishing technique after depositing a gate electrode component on the upper part of this 3rd insulator layer.

[Claim 21] The nonvolatile semiconductor memory characterized by having the gate electrode arranged through a gate insulator layer on the principal plane of a semiconductor substrate.

the concavity arranged at the edge of this gate electrode, and

the charge accumulation layer arranged through an insulator layer in the upper part of both a channel field and a source drain field at this concavity.

[Detailed Description of the Invention]

[0001] [The technical field to which invention belongs]

This invention relates to an electrically programmable and erasable nonvolatile semiconductor memory and its manufacture technique, a high speed programmable and readable volatile semiconductor memory and its manufacture technique, and a semiconductor memory having a nonvolatile semiconductor memory and a volatile semiconductor memory on the same chip, and its manufacture technique.

[0002] [Description of the Prior Art]

In non-volatile memories, such as conventional EEPROMs (Electrically Erasable and Programmable Read Only Memory), a 1 bit information is memorized in one cell by realizing two different thresholds in one cell.

On the other hand, for the formation of memory high-density, four or more thresholds are given to one cell, and the technique of memorizing the above information in one cell by 2 bits is proposed (M. Bauer et al., ISSCC95, and p.132).

However, in order to realize this technique, an exact control of the threshold voltages, the exact detection for small changes of threshold voltage, and further, a charge hold reliability more than the former are required.

Therefore, with this technique, a performance equivalent to the former can actually not necessarily be obtained.

Moreover, this technique also has the problem, that the manufacture yield is low.

For this reason, the cellular structure which memorizes a plurality of bit information by accumulating a charge in a plurality of physically different positions is newly proposed (B. Eitan et al, IEDM96, p169, and Fig. 6).

Moreover, as a similar cellular structure to this, a structure providing a charge accumulation layer on the side wall of the gate electrode has been proposed by this invention person before (U.S. patent number of No. 4881108).

However, the manufacturing process of these cellular structures is very complicated, and has the problem that the controllability of a channel field is not enough, either.

[0003] On the other hand, from the demand for system-on-chips of these days, the necessity of realizing an electrically writing-in erasable non-volatile memory and a high speed writing-in read-out erasable volatile memory on the same chip is increasing.

Especially, the demand for VLSI, which combine a high speed operation dynamic RAM and a non-volatile memory with a floating-gate structure such as EEPROM and flash memory, is increasing rapidly.

However, the memory cell of a dynamic RAM in recent years has very complicated three-dimensional structure called trench structure and stack structure.

For this reason, if it is going to combine floating-gate type non-volatile memory and a dynamic RAM, from the difference in the memory cell structure, a manufacture process will be complicated and the number of mask processes will also increase.

Therefore, the manufacturing cost of the combined chip will become very big.

[0004] If the memory cell of a dynamic RAM is realized using the memory cell structure of non-volatilized floating-gate type memory, it is possible for a manufacture process to be simplified by communalization of the cellular structure and to reduce a manufacturing cost by it. However, in the communalized memory cell, it is difficult to realize the high-speed writing which is the characteristic feature of a dynamic RAM.

[0005] [Problem(s) to be Solved by the Invention]

This invention is accomplished in view of the above-mentioned situation, and aims at offering the structure of the nonvolatile semiconductor memory which can memorize the two or more bit information with an easy cellular structure.

[0006] Other purposes of this invention are offering the manufacture technique of the nonvolatile

semiconductor memory which manufactures the nonvolatile semiconductor memory which memorizes a two or more bit information in an easy manufacture process.

[0007] The further other purpose of this invention is offering the structure of a semiconductor memory with an easy cellular structure having an electrically programmable erasable non-volatile memory and a high-speed read-out write-in volatile memory combined.

[0008] The further other purpose of this invention is offering the manufacture technique of a semiconductor memory with an easy manufacture process having an electrically programmable erasable non-volatile memory and a high-speed read-out write-in volatile memory combined.

[0009] [Means for Solving the Problem]

In order to attain the above-mentioned purpose, the 1st characteristic feature of this invention is a nonvolatile semiconductor memory comprising at least

a 1st gate electrode arranged on the principal plane of a semiconductor substrate with a gate insulator layer in-between the two,

a charge accumulation layer on the side face of the 1st gate electrode,

a 2nd gate electrode on the 1st gate electrode with the charge accumulation layer in-between the two.

an electric conduction layer electrically connecting the 1st gate electrode and the 2nd gate electrode.

[0010] The 2nd characteristic feature of this invention is the nonvolatile semiconductor memory comprising at least

the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers arranged on the principal plane of a semiconductor substrate,

the charge accumulation layer arranged at the edge of the 2nd insulator layer, and the gate electrode arranged on the gate insulator layer.

[0011] The 3rd characteristic feature of this invention is a semiconductor memory combining a nonvolatile semiconductor memory and a volatile semiconductor memory,

the nonvolatile semiconductor memory comprising at least

a 1st lower insulator layer arranged on the principal plane of the semiconductor substrate, and a 1st interval insulator layer arranged at the upper part of the center of the 1st lower insulator layer,

the 1st up insulator layer arranged at the upper part of the 1st charge accumulation layer arranged at the upper part of the edge of the 1st lower insulator layer, and

the 1st interval insulator layer and the 1st charge accumulation layer,

the 1st gate electrode arranged at the upper part of the 1st up insulator layer,

the volatile semiconductor memory comprising at least

a 2nd lower insulator layer which has been arranged on the principal plane of the semiconductor substrate and which consists of the same material as the 1st interval insulator layer,

on the principal plane of a semiconductor substrate, and

the ultra-thin insulator layer arranged to the ends of the 2nd lower insulator layer,

the 2nd charge accumulation layer which has been arranged at the upper part of an ultra-thin insulator layer and which consists of the same material as the 1st charge accumulation layer, the 2nd gate electrode arranged at the upper part of the 2nd up insulator layer which has been arranged at the upper part of the 2nd lower insulator layer and the 2nd charge accumulation layer, and which consists of the same material as the 1st up insulator layer, and the 2nd up insulator layer.

[0012] The 4th characteristic feature of this invention is a semiconductor memory which combines a nonvolatile semiconductor memory and an volatile semiconductor memory, the nonvolatile semiconductor memory comprising at least the 1st lower insulator layer arranged on the principal plane of a semiconductor substrate, and the 1st interval insulator layer arranged at the upper part of the center of the 1st lower insulator layer, the 1st up insulator layer arranged at

the upper part of the 1st charge accumulation layer arranged at the upper part of the edge of the 1st lower insulator layer, and the 1st interval insulator layer and the 1st charge accumulation layer, the 1st gate electrode arranged at the upper part of the 1st up insulator layer, an volatile semiconductor memory comprising at least the 2nd charge accumulation layer which has been arranged on the ultra-thin insulator layer arranged on the principal plane of a semiconductor substrate, and an ultra-thin insulator layer and which consists of the same material as the 1st charge accumulation layer, the 2nd gate electrode arranged on the 2nd up insulator layer arranged on the 2nd charge accumulation layer and the 2nd up insulator layer.

[0013] The 5th characteristic feature of this invention is the nonvolatile semiconductor memory comprising at least the gate insulator layer which consists of the 1st, the 2nd, and 3rd insulator layers arranged on the principal plane of the semiconductor substrate containing the heights or concavity arranged on the principal plane of a semiconductor substrate, and a heights or a concavity, the charge accumulation layer arranged at the edge of the 2nd insulator layer, and a gate electrode arranged on the gate insulator layer.

[0014] The 6th characteristic feature of this invention is the nonvolatile semiconductor memory comprising at least the charge accumulation layer arranged between the gate insulator layer which consists of the 1st and 2nd insulator layers arranged on the principal plane of the semiconductor substrate containing the heights or concavity arranged on the principal plane of a semiconductor substrate, and a heights or a concavity, and the 1st and 2nd insulator layers, and the gate electrode arranged on a gate insulator layer.

[0015] The 7th characteristic feature of this invention is the nonvolatile semiconductor memory comprising at least the gate electrode arranged on the principal plane of a semiconductor substrate with a gate insulator layer inbetween, the concavity arranged at the edge of a gate electrode, the charge accumulation layer arranged at the concavity with an insulator layer inbetween, and a charge accumulation layer arranged at the upper part of both a channel field and a source drain field.

[0016] [Embodiments of the Invention]

With reference to a drawing, the embodiment forms of this invention are explained below.

In the publication of the following drawings, the same or similar sign is given to the same or similar fraction.

However, a drawing is typical and the proportion of the relation between thickness and a flat-surface dimension and the thickness of each class etc. should regard differing from an actual thing.

Therefore, in consideration of the following explanations, you should judge concrete thickness and a concrete dimension.

Moreover, of course, between drawings the fraction from which the relation and proportion of a mutual dimension, also contain differences.

[0017] (1st Embodiment Form) Fig. 1 is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention. This memory cell consists of an n type MOS transistor.

With the memory cell structure of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention, the 1st gate electrode 3 is formed in the front face of the p type semiconductor substrate 1 through the gate insulator layer 2, and the charge accumulation layer 4 (4a, 4b) is formed on both sides of the 1st gate electrode 3.

This charge accumulation layer 4 has the laminated structure, the 1st layer is oxide film 5, the 2nd layer consist of a nitride 6, and the 3rd layer consists of the 2nd oxide film 7.

Furthermore, the 2nd gate electrode 8 is formed in the upper part of the charge accumulation layer 4.

The side wall spacer 9 is formed in the side face of the charge accumulation layer 4,

and n- type diffusion layer 10 of the low impurity concentration which touches a channel field, and n+ type diffusion layer 11 of the high impurity concentration located in the outside of this n-

type diffusion layer 10 are formed in the p type semiconductor substrate 1 of the lower part of this side wall spacer 9.

The electric conduction layer 12 is formed in each front face of the 1st gate electrode 3, the charge accumulation layer 4, the 2nd gate electrode 8, and n+ type diffusion layer 11.

The 1st gate electrode 3 and the 2nd gate electrode 8 are electrically connected through this electric conduction layer 12.

[0018] The memory cell of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention has LDD (Lightly Doped Drain) structure which constituted the source field and the drain field, from an n- type diffusion layer 10 of low impurity concentration, and an n+ type diffusion layer 11 of high impurity concentration.

And then, the charge accumulation layer 4 is formed in the both sides of 1st gate electrode 3, and the threshold change of potential, which is produced according to the existence of the electron held at the nitride layer 6 of these two charge accumulation layers 4, this threshold change of potential is made to correspond to a storage information "00", "01", "10", and "11".

Furthermore, the 2nd gate electrode 8 is formed in the upper part of the charge accumulation layer 4, by electrically connecting this 2nd gate electrode 8 to the 1st gate electrode 3, the controllability of a channel field is raised and detection for threshold voltage change is made easy.

[0019] Next, an operation of the non-volatile memory concerning the 1st embodiment form of this invention is explained using Fig. 2 to Fig. 4.

Fig. 2 is a cross section of the non-volatile memory explaining a write-in operation.

Fig. 3 is a cross section of the non-volatile memory explaining a read-out operation.

Fig. 4 is a cross section of the non-volatile memory explaining a deletion operation.

As shown in Fig. 2, at the time of the writing of a memory cell, the high voltage (-10V) is impressed to gate G, and simultaneously, the high voltage (-8V) is applied to drain D in the proximity of charge accumulation layer 4b which accumulates an electron, and the non-proximity source S is grounded.

Thus, if a voltage is impressed, a channel thermoelectron (Channel Hot Electron) will occur and this thermoelectron will be captured by the nitride 6 of charge accumulation layer 4b.

When the charge accumulation layer 4b captures an electron, the threshold voltage of a cell transistor changes.

Read-out of a memory cell is performed by detecting a part for a threshold change of potential. Specifically, as shown in Fig. 3, voltage 5V are added to gate G, voltage 3V are simultaneously impressed to drain D, and the difference of the amount of currents is detected with a sense amplifier.

Moreover, as shown in Fig. 4, a deletion of a memory cell is performed by impressing a negative voltage (at least - 6V) to gate G, a right voltage (9V) to drain D in the proximity of charge accumulation layer 4b to be erased, and by emitting trapped electron of charge accumulation layer 4b.

In addition, as everyone knows, source S and drain D of an MOS transistor are made symmetrically, and, generally source S and drain D can be changed.

Therefore, also in the above-mentioned explanation, it is possible to replace source S and drain D.

[0020] Next, the manufacture technique of the memory cell of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention is explained using Fig. 5 through Fig. 9.

As first shown in Fig. 5, the 25nm gate insulator layer 2 is formed by thermal oxidation on the p type semiconductor substrate 1.

Then, after depositing the 300nm polycrystal silicon layer which is doped by n type or p type impurity by the LPCVD (Low Pressure Chemical Vapor Deposition) method all over p type semiconductor substrate 1, patterning is carried out with well-known exposure technique and well-known etching technique, and the 1st gate electrode 3 is formed.

[0021] Next, as shown in Fig. 6, after removing the gate insulator layer 2 of the front face of the p type semiconductor substrate 1 of the field which forms a source field and a drain field, the p type semiconductor substrate 1 is oxidized thermally in a 900 degrees C - 1200 degrees C oxidizing atmosphere, and the 1st 10nm oxide film 5 is formed.

And the 10nm - 100nm nitride 6 is deposited by the LPCVD method on the 1st oxide film 5, and after that, the 2nd about 5nm oxide film 7 is formed in nitride 6 front face by 900-degree C hydrogen-burning oxidization or CVD.

[0022] Next, as shown in Fig. 7, after depositing about 25-250nm polycrystal silicon on the 2nd oxide film 7 by the LPCVD method for example, anisotropic etching by the RIE (Reactive Ion Etching) method is performed, and by removing of this polycrystal silicon layer, the 1st oxide film 5, the nitride 6, and the 2nd oxide film 7 only their film thickness part, the charge accumulation layer 4 which has the 2nd gate electrode 8 in the upper part is formed at the 1st gate electrode side face.

[0023] Next, as shown in Fig. 8, n- type diffusion layer 10 of low impurity concentration is formed.

It is formed by ion-implantation technique, that is by pouring in n type impurity using the 1st gate electrode 3 and the charge accumulation layer 4 as the mask, and by activating the impurity which was poured in by subsequent heat treatment.

[0024] Next, as shown in Fig. 9, after forming the side wall spacer 9 in the side wall of the charge accumulation layer 4, n+ type diffusion layer 11 of high impurity concentration is formed. It is formed by ion-implantation technique, that is by pouring in n type impurity using the 1st gate electrode 3, the charge accumulation layer 4 and the side wall spacer 9 as the mask, and by activating the impurity which was poured in by subsequent heat treatment.

[0025] Next, high-melting point metal membranes, such as a tungsten, titanium, and cobalt, are deposited by CVD or the spatter all over the p type semiconductor substrate 1, and then, by heat-treating the p type semiconductor substrate 1 in an inert atmosphere in each front face of the 1st gate electrode 3, the charge accumulation layer 4, the 2nd gate electrode 8, and n+ type diffusion layer 11, the electric conduction layer 12 which consists of a refractory-metal silicide is formed.

At this time, the thickness of the 1st oxide film 5, the nitride 6, the 2nd oxide film 7, especially the nitride 6 needs to be set up so that it may reach 1st gate electrode 3 and the refractory-metal silicide layer on the 2nd gate electrode 8 may carry out a bridging. After electric conduction layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in Fig. 1 will be completed.

[0026] In addition, although illustration is not carried out, it passes through usual CMOS manufacturing processes, such as a layer insulation layer formation process, a contact hole formation process, a wiring formation process, and a passivation layer formation process, one by one after memory cell structure completion of Fig. 1, and a final nonvolatile memory cell is completed.

[0027] According to the 1st embodiment form of this invention, since the 2nd gate electrode 8 was formed also in the upper part of the charge accumulation layer 4, the controllability of a threshold voltage improves.

In addition, the same effect is acquired, even if it is the case where it constitutes from a p type MOS transistor, although the 1st embodiment form of this invention explained the case where a memory cell was constituted from an n type MOS transistor.

Moreover, the memory cell has an LDD structure and it may be single drain structure or double drain structure.

[0028] (2nd embodiment form)

Next, the 2nd embodiment form of this invention is explained.

Fig. 10 is a cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.

This memory cell consists of an n type MOS transistor.

With the memory cell structure of the non-volatile memory concerning the 2nd embodiment form of this invention, the 2nd gate insulator layer 14 is formed in the front face of the p type semiconductor substrate 1 through the 1st gate insulator layer 13.

And the charge accumulation layers 4a and 4b are formed at the ends of the 2nd gate insulator layer 14.

On the 2nd gate insulator layer 14 and charge accumulation layers 4a and 4b, the gate electrode 3 is formed through the 3rd gate insulator layer 15.

The side wall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16, and n- type diffusion layer 10 of the low impurity concentration which touches a channel field, and n+ type diffusion layer 11 of the high impurity concentration located in the outside of this n-type diffusion layer 10 are formed in the p-type semiconductor substrate 1 of the lower part of this side wall spacer 9.

The electric conduction layer 12 is formed on each surface of gate electrode 3 and n+ type diffusion layer 11.

[0029] The memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention has LDD structure which constituted the source field and the drain field from an n- type diffusion layer 10 of low impurity concentration, and an n+ type diffusion layer 11 of high impurity concentration.

And a gate insulator layer consists of three layer cascade screen consisting of 1st gate insulator layer 13 (lower layer), 2nd gate insulator layer 14 (interlayer), and of the 3rd gate insulator layer 15 (upper layer), and the charge accumulation layers 4a and 4b are formed in the both ends of the 2nd gate insulator layer 14.

An electron is accumulated to these two charge accumulation layers 4a and 4b, the store status being one of the four following status, namely

- (1) the status that neither accumulation layer 4a nor 4b are accumulating electrons,
- (2) the status that only charge accumulation layer 4a is accumulating the electron,
- (3) the status that only charge accumulation layer 4b is accumulating the electron,
- (4) the status that charge accumulation layers 4a and 4b are both accumulating the electron.

The amount of threshold change of potential according to the existence/non-existence of the electron held at these two charge accumulation layers 4a and 4b is made to correspond to storage information "00", "01", "10" and "11."

Moreover, with this memory cell structure, since the charge accumulation layers 4a and 4b are located in the upper part of a channel field edge, the threshold voltage of a channel field center section is decided only by impurity concentration of a channel field, and it does not depend for it on the store status of the electron of the charge accumulation layers 4a and 4b.

Therefore, the faulty deletion (over-erase) by the excess and deficiency of the electron of the charge accumulation layers 4a and 4b is prevented, and faulty deletion which originates by that cause, such as the poor leakage, a poor program, and poor read-out can not be produced.

Moreover, the leakage current between a source field and a drain field can be suppressed only by the gate voltage, and highly reliable nonvolatile semiconductor memory can be realized.

It is advisable for the charge accumulation layers 4a and 4b to consist of silicon nitride of high charge store capacity by CVD.

It is because the charge hold property of being hard to receive influence in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron to the dispersed charge trapping level of a silicon nitride.

Moreover, if constituted from a silicon layer or a polycrystal silicon layer, it can be manufactured cheaply.

If the 1st gate insulator layer 13 and the 3rd gate insulator layer 15 are furthermore constituted from a silicon nitride (Si3N4 layer) which has a dielectric constant of about 2 times the one of a silicon oxide (SiO2 layer), a silicon-oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is about 4nm - 11nm.

For example, since the real thickness of the silicon nitride whose silicon-oxide conversion

thickness is 5nm is about 10nm, the induction of the direct tunnel (DT) injection is not carried out. Therefore, the voltage at the time of an electronic injection extraction operation is reduced, and not only micronization of a memory cell but micronization of a circumference high-voltage operation element of it is attained.

[0030] Although n- type diffusion layer 10 is established for the purpose of the pressure-proof enhancement in a source field and a drain field and LDD structure is constituted from a memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention, a source field and a drain field may consist of single drain structure and double drain structure.

Although the 2nd gate insulator layer 14 prevents the leakage between charge accumulation layer 4a-4b, it can consist of a silicon oxide, for example.

Moreover, if the metal oxide film which has a high dielectric constant is used for 2 gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved As a metal oxide film, there are TiO2, Ta2O5, aluminum2O5, and PZT and SBT.

[0031] Next, an operation of the non-volatile memory concerning the 2nd embodiment form of this invention is explained using the Fig. 11 and the Fig. 12.

Fig. 11 is a cross section of the non-volatile memory explaining a write-in operation.

Fig. 12 is a cross section of the non-volatile memory explaining a deletion operation.

As shown in Fig. 11, at the time of the writing of a memory cell, about 7-8V is impressed to gate G, about 5V is impressed to drain D, respectively, and source S is grounded.

Thus, a voltage is impressed and an electron is poured into charge accumulation layer 4b by the side of a drain field by the channel thermoelectron (CHE).

When pouring an electron into charge accumulation layer 4a by the side of a source field you just need to replace in the above-mentioned case the voltage impressed to each drain D and source S

On the other hand, as shown in Fig. 12, a deletion of a memory cell impresses a negative voltage (at least -5V) to gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using a Fowler-Nordheim (FN) type tunnel current.

Moreover, when the gate electrode 3 is shared by two or more memory cells, an electron can be simultaneously drawn out from those memory cells.

In this case, source S and drain D should just take as the p type semiconductor substrate 1 and this potential.

Moreover, it is also possible to impress the right voltage different from the potential of the p type semiconductor substrate 1 to drain D, and to draw out an electron for source S only from floating potential (Floating), then charge accumulation layer 4a by the side of drain D.

What is necessary is to impress a right voltage to source S, in drawing out an electron only from charge accumulation layer 4b by the side of source S, and just to let drain D be floating potential.

[0032] The writing of a memory cell can also be performed like a deletion of a memory cell using FN current.

About 10V is impressed between gate G and the p type semiconductor substrate 1, and an electron is poured into the charge accumulation layers 4a and 4b with FN current.

In this case, an electron can be simultaneously poured into two or more memory cells in which have gate G in common.

[0033] Moreover, although illustration is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between source S and drain D.

It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the store status of the charge accumulation layers 4a and 4b.

To which a bias shall be carried out between source S and drain D should just choose the direction where the modulation of current transfer characteristics appears notably.

According to four store status of the charge accumulation layers 4a and 4b, four different current transfer characteristics are obtained and, thereby, the information for 2 bits can be

memorized in one cell.

[0034] Next, the manufacture technique of the memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention is explained using Fig. 13 through Fig. 19.

As first shown in Fig. 13, the small silicon nitride of charge store capacity is deposited all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed.

Deposition of the small silicon nitride of charge store capacity is performed for example, by the JVD (Jet-Vapor-Deposition) method.

The JVD method is indicated by bibliography "T.P.Ma, IEEE Transactions ON Electron Devices, Volume 45 Number 3, and March 1998 p680."

A silicon oxide is deposited by CVD after 1st gate insulator layer 13 formation, and the about 5-10nm 2nd gate insulator layer 14 is formed.

Then, the silicon nitride of small charge store capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

[0035] Next, as shown in Fig. 14, after depositing the about 50-250nm polycrystal silicon layer which doped n type or p type impurity by the LPCVD method all over p type semiconductor substrate 1, patterning is carried out with exposure technique and etching technique, and the gate electrode 3 is formed.

Then the 1st gate insulator layer 13 of the front face of the p type semiconductor substrate 1 of the field which uses the gate electrode 3 as a mask and forms a source field and a drain field, the 2nd gate insulator layer 14 and the 3rd gate insulator layer 15 are dry-etched self-conformably.

[0036] Next, as shown in Fig. 15, the space 17 for charge accumulation layer formation is formed

This space 17 is formed by reaching 1st gate oxide-film 13 and carrying out wet etching of the edge of the 2nd gate insulator layer 14 selectively rather than the 3rd gate insulator layer 15 using the etching reagent with the large etch rate of the 2nd gate insulator layer 14.

What is necessary is just to use for example, a fluoric acid type as an etching reagent with the 2nd embodiment form of this invention, since it reaches 1st gate oxide-film 13, the 3rd gate insulator layer 15 is constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from a silicon oxide.

Moreover, you may form the space 17 for charge accumulation layer formation by the plasma dry etching method using the gas which contains HF gas, instead of the wet etching method which used the etching reagent.

[0037] Next, as shown in Fig. 16, it deposits so that the space 17 for charge accumulation layer formation may be completely embedded in the silicon nitride 18 of high charge store capacity by the LPCVD method all over p type semiconductor substrate 1.

And as shown in Fig. 17, anisotropic etching by RIE is performed to the p type semiconductor substrate 1 whole surface, and the charge accumulation layers 4a and 4b which consisted of a silicon nitride of high charge store capacity are formed.

[0038] Next, as shown in Fig. 18, after forming an oxide film 16 all over p type semiconductor substrate 1, n- type diffusion layer 10 of low impurity concentration is formed.

N- type diffusion layer 10 is formed by pouring in n type impurity with ion-implantation technique which uses the gate electrode 3 as the mask, and by activating the impurity that was poured in with subsequent heat treatment.

[0039] Next, as shown in Fig. 19, after forming the side wall spacer 9 in the side wall of the gate electrode 3, n+ type diffusion layer 11 of high impurity concentration is formed.

N+ type diffusion layer 11 is formed by pouring in n type impurity with ion-implantation technique which uses the gate electrode 3 and the side wall spacer 9 as the mask, and by activating the impurity that was poured in with subsequent heat treatment.

[0040] Next, membranes of high-melting point metals such as a tungsten, titanium, and cobalt, are deposited by CVD or the spatter all over the p type semiconductor substrate 1, and then, by heat-treating the p type semiconductor substrate 1 in an inert atmosphere, in each front face of the gate electrode 3 and n+ type diffusion layer 11 the electric conduction layer 12 which consists of a refractory-metal silicide is formed.

After electric conduction layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in Fig. 10 will be completed.

[0041] In addition, although illustration is not carried out, it passes through usual CMOS manufacturing processes, such as a layer insulation layer formation process, a contact hole formation process, a wiring formation process, and a passivation layer formation process, one by one after memory cell structure completion of Fig. 10, and a final nonvolatile memory cell is completed.

[0042] Thus, with the 2nd embodiment form of this invention, the charge accumulation layers 4a and 4b can be formed in a self-matching way down the ends of the gate electrode 3.

Therefore, micronization in the orientation of gate length of a cell transistor is attained.

Thereby, large capacity and high-density nonvolatile semiconductor memory can be offered.

Moreover, the cell area per bit is mostly reduced by half compared with the former, and nonvolatile semiconductor memory reduced sharply can be realized.

[0043] Moreover, the width of face of the orientation of channel length of the charge accumulation layers 4a and 4b can be easily controlled by adjustment of the etch-rate difference and etching time of the 1st gate insulator layer 13, and of the 3rd gate insulator layer 15 and the 2nd gate insulator layer 14,.

Thereby, the charge accumulation layers 4a and 4b can be arranged symmetrically.

And since the charge accumulation layers 4a and 4b are electrically separated completely by the 2nd gate insulator layer 14, the interaction between charge accumulation layer 14a and 14b do not happen.

Furthermore, since the charge accumulation layers 4a and 4b are insulated completely from a source field, a drain field, the gate electrode 3, and a channel field by the 1st insulator layer 13, 3rd insulator layer 15, and oxide film 16, the nonvolatile semiconductor memory with excellent charge hold property can be offered.

Charge accumulation layers 4a and 4b are formed extending in the orientation of a channel field from the edge of the gate electrode 3, and the current-conducting characteristics of a memory cell are mainly set by the charge store status of the part by the side of the channel field of the charge accumulation layers 4a and 4b.

Therefore, if the length of the orientation of gate length of this part is reduced to the limits, more detailed nonvolatile semiconductor memory can be offered.

[0044] Furthermore, since the cellular structure is easily realizable at usual CMOS process, nonvolatile semiconductor memory can be manufactured at low cost using the existing production line.

[0045] (3rd Embodiment Form) Next, the 3rd embodiment form of this invention is explained. The 3rd embodiment form of this invention is the 2nd embodiment form shown in Fig. 10 with the silicon oxide transposed for the 1st gate insulator layer 13 and the 2nd gate insulator layer 14 are transposed to a silicon nitride, and the 3rd gate insulator layer 15 is to a silicon oxide.

Hereafter, the manufacture technique of the memory cell of the nonvolatile semiconductor memory concerning the 3rd embodiment form of this invention is explained with reference to Fig. 13 through Fig. 15.

[0046] First, as for the memory cell of the nonvolatile semiconductor memory concerning the 3rd embodiment form of this invention, the p type semiconductor substrate 1 is oxidized thermally, and the 1st gate insulator layer 13 which consists of an about 10nm silicon oxide is formed.

After 1st gate insulator layer 13 formation, the silicon nitride of the low charge store capacity is deposited by the JVD method and the about 5-10nm 2nd gate insulator layer 14 is formed.

Then, a silicon oxide is deposited by CVD and the about 10nm 3rd gate insulator layer 15 is formed (refer to the Fig. 13).

[0047] Next, after depositing the about 50-250nm polycrystal silicon layer which is doped with n type or p type impurity by the LPCVD method all over p type semiconductor substrate 1, patterning is carried out with exposure technique and etching technique, and the gate electrode 3 is formed.

Then, at the 1st gate insulator layer 13, the 2nd gate insulator layer 14, and the 3rd gate insulator layer 15 of the front face of the p type semiconductor substrate 1 of the field which forms a source field and a drain field using the gate electrode 3 as a mask, dry etching is carried out self-adjustingly (refer to the Fig. 14).

[0048] Next, the p type semiconductor substrate 1 is oxidized thermally, and a thin silicon oxide is formed all over p type semiconductor substrate 1.

Then, the space 17 for charge accumulation layer formation is formed.

The space 17 for this charge accumulation layer formation is formed by using the etching reagent with the large etch rate on the 2nd gate insulator layer 14 rather than on the1st gate oxide-film 13 and the 3rd gate insulator layer 15, and carrying out wet etching selectively the edge of the 2nd gate insulator layer 14.

With the 3rd embodiment form of this invention, since 1st gate oxide-film 13, the 3rd gate insulator layer 15 is constituted from a silicon oxide and the 2nd gate insulator layer 14 is constituted from a silicon nitride, for example a phosphoric-acid type may be used as an etching reagent.

In addition, since the silicon nitride 14 hardly oxidizes by thermal oxidation processing, an oxide film is not formed in the side face of the 2nd gate insulator layer, but, for this reason, the selectivity of etching improves (refer to the Fig. 15).

Moreover, you may form the space 17 for charge accumulation layer formation by the plasma dry etching method using the gas which contains CF4 gas instead of the wet etching method which used the etching reagent.

The subsequent process is the same as the 2nd embodiment form.

[0049] (4th embodiment form) Next, the 4th embodiment form of this invention is explained. Fig. 20 is a cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 4th embodiment form of this invention.

The 4th embodiment form of this invention is the example that constituted the memory cell from a p type MOS transistor.

As shown in Fig. 20, with the memory cell structure of the non-volatile memory concerning the 4th embodiment form of this invention, the 2nd gate insulator layer 14 is formed in the surface of the n-type-semiconductor substrate 19 through the 1st gate insulator layer 13.

The charge accumulation layers 4a and 4b are formed in the ends of 2 gate insulator layer 14. On the 2nd gate insulator layer 14 and charge accumulation layer 4a and 4b, the gate electrode 3 is formed through the 3rd gate insulator layer 15.

The side wall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16, and p- type diffusion layer 20 of the low impurity concentration which touches a channel field, and p+ type diffusion layer 21 of the high impurity concentration located in the outside of this p-type diffusion layer 20 are formed in the n-type-semiconductor substrate 19 of the lower part of this side wall spacer 9.

The electric conduction layer 12 is formed in each surface of the gate electrode 3 and p+ type diffusion layer 21.

[0050] Next, an operation of the non-volatile memory concerning the 4th embodiment form of this invention is explained using the Fig. 21 and the Fig. 22.

Fig. 21 is a cross section of the non-volatile memory explaining a write-in operation.

Fig. 22 is a cross section of the non-volatile memory explaining a deletion operation.

As shown in Fig. 21, at the time of the writing of a memory cell, about 5V is impressed to gate G, and about -5V is impressed to drain D, respectively, and let source S be floating potential.

Thus, a voltage is impressed, energy is given the electron of the tunnel phenomenon reason between band-bands by the electric field near the drain field, and an electron is poured into charge accumulation layer 4b by the side of a drain field.

The voltage impressed to drain D and source S is replaced with each other, in pouring an electron into charge accumulation layer 4a by the side of a source field.

On the other hand, as shown in Fig. 22, a deletion of a memory cell impresses a negative voltage (at least -5V) to gate G, and is performed by Fig. out an electron from the charge accumulation layers 4a and 4b using FN current.

Moreover, when gate G is shared with plural cells, an electron can be simultaneously drawn out from those memory cells.

In this case, source S and drain D are taken as the n-type-semiconductor substrate 19, this potential, or floating potential.

[0051] It is possible to perform it, even if the writing of a memory cell uses a channel thermoelectron like the 2nd embodiment form of this invention.

In this case, about -2.5V is impressed to gate G, about -5V is impressed to drain D, respectively, and source S is grounded.

Thus, a voltage is impressed and an electron is poured into charge accumulation layer 4b by the side of a drain field by the channel thermoelectron.

On the other hand, just to replace the voltage impressed to drain D and source S is replaced with each other, in pouring an electron into charge accumulation layer 4a of a source field.

[0052] Moreover, although illustration is not carried out, read-out of a memory cell is performed by detecting the read-out current that flows between source S and drain D.

It uses that the current transfer characteristics near the source field and the drain field (channel conductance) become irregular according to the store status of the charge accumulation layers 4a and 4b.

To which a bias shall be carried out between source S and drain D should just choose the direction where the modulation of current transfer characteristics appears notably.

According to four store status of the charge accumulation layers 4a and 4b, four different current transfer characteristics are obtained and, thereby, the information for 2 bits can be memorized in one cell.

[0053] (5th embodiment form) Next, the 5th embodiment form of this invention is explained.

Generally, a peripheral circuit is arranged in semiconductor memory around a memory cell array. For example, there are a decoder, writing/deletion circuit, a readout circuitry, an analog circuit, various kinds of I/O circuits, various kinds of capacitor circuits, etc. as the peripheral circuit.

The 5th embodiment form of this invention shows the example that manufactures simultaneously the MOS transistor which constitutes these peripherals circuit using the manufacturing process of the memory cell transistor of the 2nd - the 4th embodiment form.

Fig. 23 is a cross section showing the structure of the MOS transistor that constitutes the peripheral circuit of the nonvolatile semiconductor memory concerning the 5th embodiment form of this invention.

As shown in Fig. 23, according to the 5th embodiment form of this invention, seven kinds of MOS transistors (Tr1-Tr7) from which a gate insulator layer is different in addition to a memory cell transistor (memory cell Tr) are realizable.

In addition, the memory cell transistor of Fig. 23 is a memory cell transistor shown in Fig. 10.

Moreover, MOS transistors Tr1-Tr7 show n type MOS transistor altogether. n- type diffusion layer 10 of a memory cell transistor and n+ type diffusion layer 11, and the electric conduction layer 12 are omitted in order to make a drawing legible.

MOS transistors Tr1-Tr7 are omitted in the same way.

[0054] Next, the manufacture technique of an MOS transistor shown in Fig. 23 is explained using

the Fig. 24 or the Fig. 30.

As shown in Fig. 24, the small silicon nitride of charge store capacity is deposited by the JVD method all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed.

Well-known exposure technique and well-known dry etching technique remove the 1st gate insulator layer 13 of the field of the part on the p type semiconductor substrate 1 after 1st gate insulator layer 13 formation.

And as shown in Fig. 25, a silicon oxide is deposited by CVD and the about 5-10nm 2nd gate insulator layer 14 is formed.

Exposure technique and dry etching technique remove the 2nd gate insulator layer 14 of a part of field after 2nd gate insulator layer 14 formation.

Then, as shown in Fig. 26, the small silicon nitride of charge store capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

Exposure technique and dry etching technique remove the 3rd gate insulator layer 15 of a part of field after 3rd gate insulator layer 15 formation.

It does in this way and the 1st gate insulator layer 13 and seven kinds of gate insulator layers which reach 2nd gate insulator layer 14 and consist of at least one of the 3rd gate insulator layers 15 are realized.

In the above method, seven kinds of gate insulator layers are realized

[0055] Next, as shown in Fig. 27, after depositing the about 50-250nm polycrystal silicon layer which doped n type or p type impurity by the LPCVD method all over p type semiconductor substrate 1, patterning is carried out with exposure technique and etching technique, and plural gate electrodes 3 are formed.

Furthermore, the 1st gate insulator layer 13, the 2nd gate insulator layer 14 and 3 gate insulator layer 15 of the surface of the p type semiconductor substrate 1 in the field which uses the gate electrode 3 as a mask and forms each source field and drain field of a memory cell transistor and an MOS transistor by dry etching, is removed.

[0056] Next, as shown in Fig. 28, the field which forms MOS transistors Tr1-Tr7 is covered by the photoresist 22, and wet etching of the field which forms a memory cell transistor is carried out. An etching reagent uses what has an etching speed of the 2nd gate insulation film 14 quicker than the 1st gate oxidization film 13 and the 3rd gate insulation film 15.

The edge of the 2nd gate insulation film 14 of the domain that forms a memory cell transistor by this wet etching is etched alternatively, and the space 17 for electric charge accumulation layer formation is formed.

Since the 1st gate oxide film 13 and the 3rd gate insulator layer 15 are constituted from a silicone nitriding film and the 2nd gate insulation layer 14 is constituted from a silicone oxide film, for example, a fluoric acid type is used as etching reagent.

And as shown in Fig. 29, it deposits so that the space 17 for charge accumulation layer formation may be completely embedded in the high silicon nitride 18 of charge store capacity by the LPCVD method all over p type semiconductor substrate 1.

Then, as shown in Fig. 30, anisotropic etching by RIE is performed to the whole surface of p type semiconductor substrate 1, and the electric charge accumulation layers 4a and 4b that consisted of high silicone nitriding films of electric charge accumulation capability are formed in the domain that forms a memory cell transistor.

[0057] According to the 5th embodiment form of this invention, seven kinds of MOS transistors Tr1-Tr7 that have the gate insulator layer with which film thickness differs can be manufactured simultaneously with a memory cell transistor.

Thereby, the MOS transistor corresponding to operating voltage various from the high pressure-proofing transistor of a high-voltage operation to a super-low voltage operation transistor can be offered.

Furthermore, it is possible to realize an n type MOS transistor and a p type MOS transistor.

Moreover, the gate electrode 3 of a memory cell transistor and MOS transistors Tr1-Tr7 consists of the same material, and is formed at the same exposure process and a dry etching process.

Therefore, it is possible to offer a detailed transistor with few position doubling gaps of a photo mask.

[0058] (6th embodiment form) Next, the 6th embodiment form of this invention is explained.

In the form of this 6th embodiment form, the example that realizes electrically the volatile memory in which writing and read-out are possible on the same tip at the non-volatility memory that can be written in and eliminated, and high speed is shown.

Fig. 31 is a sectional view showing the memory cell structure of the nonvolatile memory carried in the semiconductor memory storage concerning the 6th embodiment form of this invention.

Fig. 32 is a sectional view showing the memory cell structure of the volatile memory carried in starting-6th case of the operation of this invention semiconductor memory storage.

Non-volatile memory of Fig. 31 and volatile memory of Fig. 32 are loaded together on the same chip.

[0059] (A) As shown in non-volatile memory Fig. 31, the memory cell of the non-volatile memory concerning the 6th embodiment form consists of an n type MOS transistor.

And with the memory cell structure of this non-volatile memory, the 2nd gate insulator layer 14 is formed through the 1st gate insulator layer 13 on the principal plane of the p type semiconductor substrate 1.

The charge accumulation layer 4 (4a, 4b) is formed in the both ends of the 2nd gate insulator layer 14.

On the 2nd gate insulator layer 14 and the charge accumulation layer 4, the gate electrode 3 is formed through the 3rd gate insulator layer 15.

The side wall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16, and n- type diffusion layer 10 of the low impurity concentration which touches a channel field, and n+ type diffusion layer 11 of the high impurity concentration located in the outside of this n-type diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of this side wall spacer 9.

The electric conduction layer 12 is formed in each surface of gate electrode 3 and n+ type diffusion layer 11.

[0060] The memory cell of the non-volatile memory concerning the 6th embodiment form of this invention has LDD structure that constituted the source field and the drain field from an n- type diffusion layer 10 of low impurity concentration and an n+ type diffusion layer 11 of high impurity concentration.

And it consists of a three layer laminating films by which a gate insulator layer consists of the 1st gate insulator layer 13 (lower layer), the 2nd gate insulator layer 14 (interlayer), and the 3rd gate insulator layer 15 (upper layer), and the charge accumulation layer 4 (4a, 4b) is formed in the both ends of the 2nd gate insulator layer 14.

An electron is accumulated in these two electric charge accumulation layers 4a and 4b, and the accumulation state can take the following four states.

- (1) Neither of the electric charge accumulation layers 4a and 4b is accumulating the electron.
- (2) Only electric charge accumulation layer 4a is accumulating the electron.
- (3) Only electric charge accumulation layer 4b is accumulating the electron.
- (4) The electric charge accumulation layers 4a and 4b are accumulating the electron.

The amount of change of the threshold voltage produced by the existence of the electron held at these two electric charge accumulation layers 4a and 4b is made to correspond to memory information "00", "01", "10" and "11".

Moreover, with this memory cell structure, since the charge accumulation layer 4 is located in the upper part of a channel field edge, the threshold voltage of the central part of a channel field is decided only by impurity concentration of a channel field, and it does not depend for it on the accumulation state of the electron of the charge accumulation layer 4.

Therefore, fault deletion (over-erase) by the excess and deficiency of the electron of the electric charge accumulation layer 4 is prevented, and the poor leakage resulting, a poor program, and poor read-out from fault deletion must have been produced.

Moreover, the leakage current between a source field and a drain field can be suppressed only

by the gate voltage, and can realize highly reliable non-volatile memory.

What is necessary is for the charge accumulation layer 4 just to consist of a high silicon nitride of the charge store capacity by CVD.

It is because the charge holds property of being hard to receive influence in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron to the dispersed charge trapping level of a silicon nitride.

Moreover, if constituted from a silicon layer and a polycrystal silicon layer, it can manufacture cheaply.

Furthermore, if the 1st gate insulator layer 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride (Si3N4 layer) which has an about 2 times of a silicon oxide (SiO2 layer) dielectric constant, a silicon-oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm.

For example, since the real thickness of the silicon nitride whose silicon-oxide conversion thickness is 5nm is about 10nm, the induction of the direct tunnel (DT) injection is not carried out. Therefore, the voltage at the time of an electronic injection extraction operation is formed into low voltage, and not only detailed-izing of a memory cell but micronization of a circumference high-voltage operation element of it is attained.

[0061] Although LDD structure is constituted from a memory cell of a nonvolatile memory by installing n- type diffusion layer 10 for the purpose of pressure-proof enhancement of a sauce field and a drain field, a sauce field and a drain field may consist of single drain structure and double drain structure.

Although the 2nd gate insulator layer 14 prevents the leakage between charge accumulation layer 4a and 4b, it can consist of a silicon oxide, for example.

Moreover, if the metal oxide film that has a high dielectric constant is used for 2nd gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. For example, it is possible to use TiO2, Ta 2O5, Al2O5, PZT and SBT as a metal oxide film.

[0062] Next, an operation of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention is explained using Fig. 33 and Fig. 34.

Fig. 33 is a cross section of the non-volatile memory explaining a write-in operation.

Fig. 34 is a cross section of the non-volatile memory explaining a deletion operation.

As shown in Fig. 33, at the time of the writing of a memory cell, about 7-8V is impressed to gate G, about 5V is impressed to drain D, respectively, and source S is grounded.

Thus, a voltage is impressed and an electron is poured into charge accumulation layer 4b of a drain field by the channel thermo electron (CHE).

What is necessary is just to replace the voltage impressed to each of drain and Sauce S, in pouring an electron into electric charge accumulation layer 4b of a sauce field.

On the other hand, as shown in Fig. 34, a deletion of a memory cell impresses a negative voltage (at least -5V) to gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using a Fowler Nordheimt (FN) type tunnel current.

Moreover, when plural memory cells share gate G, an electron can be simultaneously drawn out from those memory cells.

In this case, what is necessary is just to make Sauce S and drain D into the same potential as p type semiconductor substrate 1.

Moreover, if different right voltage from the potential of p type semiconductor substrate 1 is impressed to drain electrode and sauce electrode is made into floating potential (Floating), it is also possible to draw out an electron only from electric charge accumulation layer 4b of drain electrode

What is necessary is to impress right voltage to sauce electrode, in drawing out an electron only from electric charge accumulation layer 4a of sauce electrode, and just to let drain electrode be floating potential.

[0063] The writing of a memory cell can also be performed like a deletion of a memory cell using FN current.

About 10V is impressed between gate G and the p type semiconductor substrate 1, and an

electron is poured into the charge accumulation layers 4a and 4b with FN current.

In this case, an electron can be simultaneously poured into plural memory cells in which gate G is common.

[0064] Moreover, although illustration is not carried out, read-out of a memory cell is performed by detecting the read-out current that flows between source S and drain D.

It uses that the current transfer characteristics near a source field and the drain field (channel conductance) become irregular according to the store status of the charge accumulation layers 4a and 4b.

To which a bias shall be carried out between source S and drain D should just choose the direction where the modulation of current transfer characteristics appears notably.

The information for 2 bits is memorizable in one cell by acquiring the four different current transfer characteristics according to four accumulation states of the electric charge accumulation layers 4a and 4b.

[0065] (B) As shown in volatile-memory Fig. 32, the memory cell of the volatile memory concerning the 6th embodiment form of this invention consists of an native MOS transistor.

With the memory cell structure of this volatile memory, the 2nd gate insulator layer 14 of Fig. 31 is directly arranged on the principal plane of the p type semiconductor substrate 1.

And although the charge accumulation layer 4 (4c, 4d) is formed in the both ends of the 2nd gate insulator layer 14 like the non-volatile memory of Fig. 31, it differs from the non-volatile memory of Fig. 31 in that these charge accumulation layers 4c and 4d are arranged on the principal plane of p type semiconductor substrate 1 through the tunnel insulation layer 23.

On the 2nd gate insulator layer 14 and the charge accumulation layer 4, the gate electrode 3 is formed through the 3rd gate insulator layer 15.

The side wall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16, and n- type diffusion layer 10 of the low impurity concentration which touches a channel field and n+ type diffusion layer 11 of the high impurity concentration located in the outside of this n- type diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of this side wall spacer 9.

The electric conduction layer 12 is formed in each surface of gate electrode 3 and n+ type diffusion layer 11.

[0066] The memory cell of the volatile memory concerning the 6th embodiment form of this invention has LDD structure that constituted the source field and the drain field from an n- type diffusion layer 10 of low impurity concentration and an n+ type diffusion layer 11 of high impurity concentration.

And a gate insulator layer consists of the 2nd gate insulator layer 14, a tunnel insulator layer 23 and the 3rd gate insulator layer 15, and the charge accumulation layer 4 is formed in the both ends of the 2nd gate insulator layer 14.

An electron is accumulated in these two electric charge accumulation layers 4c and 4d, and the accumulation state can take the following four states.

- (1) Electric charge accumulation layers 4c and 4d neither is accumulating the electron.
- (2) Only electric charge accumulation layer 4c is accumulating the electron.
- (3) Only 4d of electric charge accumulation layers is accumulating the electron.
- (4) The electric charge accumulation layers 4c and 4d are accumulating the electron.

The amount of which is produced by the existence of the electron held at these two charge accumulation layers 4c and 4d threshold change of potential is made to correspond to a storage information "00", "01", "10" and "11".

Moreover, with this memory cell structure, since the charge accumulation layer 4 is located in the upper part of the edge of a channel field, the threshold voltage of the central part of the channel field is decided only by impurity concentration of a channel field, and it does not depend for it on the accumulation state of the electron of the charge accumulation layer 4.

Therefore, the fault deletion (over-erase) by the excess and deficiency of the electron of the charge accumulation layer 4 is prevented, and the poor leakage, a poor program, and poor read-out which originates in a fault deletion by that cause must have been produced.

Moreover, the leakage current between a source field and a drain field can be suppressed only by the gate voltage, and can realize highly reliable volatile memory.

What is necessary is for the charge accumulation layer 4 just to consist of a high silicon nitride of the charge store capacity by CVD.

It is because the charge hold property of being hard to receive influence in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron to the dispersed charge trapping level of a silicon nitride.

Moreover, if constituted from a silicon layer and a polycrystal silicon layer, it can manufacture cheaply.

Furthermore, if the 3rd gate insulator layer 15 is constituted from a silicon nitride (Si3N4 layer) which has an about 2 times of a silicon oxide (SiO2 layer) dielectric constant, a silicon-oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm to about 11nm.

For example, since the real thickness of the silicon nitride whose silicon-oxide conversion thickness is 5nm is about 10nm, the induction of the direct tunnel (DT) injection is not carried out. Therefore, the voltage at the time of an electronic injection extraction operation is formed into low voltage, and not only detailed-izing of a memory cell but micronization of a circumference high-voltage operation element of it is attained.

[0067] Although LDD structure is constituted from a memory cell of a nonvolatile memory by installing n- type diffusion layer 10 for the purpose of pressure-proof enhancement of a sauce field and a drain field, a sauce field and a drain field may consist of single drain structure and double drain structure.

Although the 2nd gate insulator layer 14 prevents the leakage between charge accumulation layer 4c and 4d, it can consist of a silicon oxide, for example.

Moreover, if the metal oxide film that has a high dielectric constant is used for 2nd gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. For example, it is possible to use TiO2, Ta 2O5, Al2O5, PZT and SBT as a metal oxide film.

[0068] In the volatile memory concerning the 6th embodiment form of this invention, the tunnel insulator layer 23 is arranged in the lower part of a charge accumulation layers 4c and 4d.

The tunnel insulator layer 23 consists of a silicon oxide of the thin film which has the thickness in which direct tunneling is possible, and makes possible high-speed read-out and write-in in 100ns or less required of a dynamic RAM.

When the tunnel insulator layer 23 is constituted from a silicon oxide, the thickness is just 3nm or less

Moreover, if the tunnel insulator layer 23 is constituted from a silicon nitride 3nm or less, a silicon-oxide conversion thickness can realize stably the very thin gate insulator layer which is about 1.5nm.

Since the electron accumulated by the leakage current through the tunnel insulator layer 23 at the charge accumulation layer 4 decreases gradually, prolonged data-hold is difficult in practice. However, re-writing is possible enough within the refreshment term of a usual dynamic RAM, and it is thought that it is satisfactory at all in the operation as a dynamic RAM.

This is shown in 1995 IEDM digest p.867 by C.H-J.Wann et al.

[0069] Reading of a memory cell is performed by detecting the read-out current which flows between a source electrode and drain electrodes.

It uses that the current transfer characteristics near a source field and the drain field (channel conductance) become irregular according to the store status of the charge accumulation layers 4c and 4d.

To which a bias shall be carried out between source electrode and drain electrode should just choose the direction where the modulation of current transfer characteristics appears notably.

The information for 2 bits is memorizable in one cell by acquiring the four different current transfer characteristics according to four accumulation states of the electric charge accumulation layers 4c and 4d.

[0070] Furthermore, if the volatile memory concerning the 6th embodiment form of this invention does not pour a charge into the charge accumulation layers 4c and 4d, it is possible to make it operate as a usual MOS transistor.

[0071] (C) The manufacture method of a non-volatility and a volatile mixed-loading memory Next, the manufacture method of the memory cell of the nonvolatile memory concerning the 6th embodiment form of this invention and an volatile memory is explained using Fig. 35 to Fig. 43 and using Fig. 44 to Fig. 52.

Fig. 35 to Fig. 43 are showing the manufacture method of the non-volatile memory concerning the 6th embodiment form of this invention.

Fig. 44 to Fig. 52 are showing the manufacture method of the volatile memory concerning the 6th embodiment form of this invention.

[0072] As first shown in Fig. 35 and Fig. 44, the small silicon nitride of charge store capacity is deposited all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed.

After 1st gate insulator layer 13 formation, the non-volatile memory formation field of Fig. 35 is covered by the photoresist for example and only the 1st gate insulator layer 13 of the volatile-memory formation field of Fig. 44 is removed by the wet etching method for example, using the heating phosphoric-acid solution.

Therefore, the 1st gate insulator layer 13 is formed only in the non-volatile memory formation field of Fig. 35.

Deposition of a silicone nitriding film with small electric charge accumulation capability is performed for example, by the JVD method.

[0073] Next, as shown in the Fig. 36 and the Fig. 45, a silicon oxide is deposited all over p type semiconductor substrate 1 by CVD, and the about 5-10nm 2nd gate insulator layer 14 is formed. Then, a silicone nitriding film with small electric charge accumulation capability is deposited by the JVD method, and the about 10nm 3rd gate insulation film 15 is formed.

After all, the 1st, the 2nd and 3rd gate insulator layers 13, 14 and 15 are formed in the non-volatile memory formation field of Fig. 36, and the 2nd and the 3 gate insulator layers 14 and 15 are formed in the volatile-memory formation field of Fig. 45.

[0074] Next, as shown in the Fig. 37 and the Fig. 46, after depositing the about 50-250nm polycrystal silicon layer which doped in type or p type impurity by the LPCVD method all over p type semiconductor substrate 1, patterning is carried out with exposure technique and etching technique, and the gate electrode 3 is formed.

Then, in the nonvolatile memory formation field of Fig. 37, dry etching the 1st gate insulation film 13, the 2nd gate insulation film 14 and the 3rd gate insulation film 15 on the surface of p type semiconductor substrate 1 of the field which forms a sauce filed and a drain field is carried out self-adjustingly.

On the other hand, in the volatile-memory formation field of Fig. 46, dry etching of the 2nd gate insulator layer 14 and the 3rd gate insulator layer 15 is carried out self-adjustingly.

[0075] Next, as shown in the Fig. 38 and the Fig. 47, the space 17 for charge accumulation layer formation is formed.

This space 17 is formed by carrying out wet etching of the end of the 2nd gate insulator layer 14 alternatively using etching liquid with an etching speed of the 2nd gate insulation film 14 quicker than the 1st gate oxide-film 13.

The space 17 to form a charge accumulation layer in the non-volatile memory formation field in the nonvolatile memory formation domain of Fig. 38 and the space 17 to form a charge accumulation layer in the volatile memory formation field in the nonvolatile memory formation domain of Fig. 47 is formed simultaneously.

What is necessary is just to use for example, a fluoric acid type as an etching reagent with the 6th embodiment form of this invention, since the 1st gate oxide-film 13 and the 3rd gate insulator layer 15 is constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from

a silicon oxide.

Moreover, you may form this space 17 by the plasma dry etching method using the gas which contains HF gas instead of the wet etching method which used etching reagent.

[0076] Next, as shown in the Fig. 39 and the Fig. 48, it oxidizes by the RTO method and the tunnel insulator layer 23 which consists of the silicon oxide in which a direct tunnel is possible is formed for the whole surface of p type semiconductor substrate 1.

[0077] Next, as shown in the Fig. 40 and the Fig. 49, it deposits so that the space 17 for charge accumulation layer formation may be completely embedded in the high silicon nitride 18 of charge store capacity by the LPCVD method all over p type semiconductor substrate 1. And as shown in the Fig. 41 and the Fig. 50, anisotropic etching by RIE is performed to whole surface of the p type semiconductor substrate 1, and the charge accumulation layer 4 (4a, 4b, 4c, 4d) which consisted of a silicon nitride of high charge store capacity is formed simultaneously.

[0078] Next, as shown in the Fig. 42 and the Fig. 51, after forming an oxide film 16 all over p type semiconductor substrate 1, n- type diffusion layer 10 of low impurity concentration is formed.

It forms by activating the impurity which n- type diffusion layer 10 used the gate electrode 3 as the mask with ion-implantation technique, poured in n type impurity, and was poured in with subsequent heat treatment.

[0079] Next, as shown in the Fig. 43 and the Fig. 52, after forming the side wall spacer 9 in the side attachment wall of the gate electrode 3, n+ type diffusion layer 11 of high impurity concentration is formed.

It forms by activating the impurity which n+ type diffusion layer 11 used the gate electrode 3 and the side wall spacer 9 as the mask with ion-implantation technique, poured in n type impurity, and was poured in with subsequent heat treatment.

[0080] And the thing for which high-melting point metal membranes, such as a tungsten, titanium, and cobalt, are deposited by CVD or the spatter all over the p type semiconductor substrate 1, then the p type semiconductor substrate 1 is heat-treated in an inert atmosphere and the electric conduction layer 12 which consists of a refractory-metal silicide is formed in each surface of the gate electrode 3 and n+ type diffusion layer 11.

After electric conduction layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure of volatile memory shown in the non-volatile memory the Fig. 32 and having shown in Fig. 31 will be completed.

[0081] In addition, although illustration is not carried out, it passes through usual CMOS manufacturing processes, such as a layer insulation layer formation process, a contact hole formation process, a wiring formation process, and a passivation layer formation process, one by one after memory cell structure completion of the Fig. 31 and the Fig. 32, and the semiconductor device which carried final non-volatile memory and final volatile memory is completed.

[0082] Thus, with the 6th embodiment form of this invention, the charge accumulation layer 4 (4a, 4b, 4c, 4d) can be formed in a self-matching target down the ends of the gate electrode 3. Therefore, micronization of the orientation of gate length of the memory cell transistor of the Fig. 31 and the Fig. 32 is attained.

Thereby, large capacity, high-density non-volatile memory, and volatile memory can be offered. Moreover, the cell area per bit is mostly reduced by half compared with the former, and the non-volatile memory and volatile memory that were reduced sharply can be realized.

[0083] The width of the direction of channel length of the charge accumulation layer 4 is easily controllable by the etching speed difference of p type semiconductor substrate 1, the 1st gate insulation film 13, the 3rd gate insulation film 15, and the 2nd gate insulation film 14, and regulation of etching time.

Thereby, the charge accumulation layer 4 can be arranged symmetrically.

And since it is electrically separated completely by the 2nd gate insulation film 14 between the electric charge accumulation layers 4, the interaction between the electric charge accumulation layers 4 does not happen.

Furthermore, from a source field, a drain field, the gate electrode 3, and a channel field, since the 1st insulator layer 13, tunnel insulator layer 23, 3rd insulator layer 15, and oxide film 16 insulate completely, the charge accumulation layer 4 can offer the non-volatile memory and volatile memory which were excellent in the charge hold property.

The charge accumulation layer 4 is extended and formed in the direction of a channel field from the end of gate electrode 3, and the current transfer-characteristics of a memory cell is mostly decided by the electric change accumulation state of the fraction by the side of the channel field of the electric charge accumulation layer 4.

Therefore, if the length of the orientation of gate length of this fraction is reduced to a limitation, more detailed non-volatile memory and more detailed volatile memory can be offered.

[0084] Since it is easily realizable at usual CMOS process, the cellular structure can manufacture non-volatile memory and volatile memory by the low cost using the existing production line.

[0085] Furthermore, since the greater part of the manufacturing process is communalized, it is a low cost, and above-mentioned non-volatile memory and above-mentioned volatile memory are the short manufacture time necessary for completion, and can manufacture the semiconductor device consolidated with non-volatile memory and volatile memory.

[0086] In addition, although the 1st gate insulator layer 13 is constituted from silicon nitride and the 2nd gate insulator layer 14 are constituted from a silicon oxide and the 3rd gate insulator layer 15 is constituted from silicon nitride in the 6th embodiment form of this invention, you may constitute the 1st gate insulator layer 13 from a silicon oxide, the 2nd gate insulator layer 14 from a silicon nitride, and the 3rd gate insulator layer 15 from a silicon oxide.

In this case, for example, the 1st gate insulator layer 13 consists of an about 10nm silicon oxide which oxidized thermally the p type semiconductor substrate 1.

The 2nd gate insulator layer 14 consists of a low silicon nitride of the about 5-10nm-charge store capacity deposited by the JVD method.

The 3rd gate insulator layer 15 consist of an about 10nm silicon oxide deposited by CVD.

Moreover, since formation of the space 17 for charge accumulation layer formation constitutes 1st gate oxide-film 13 and constitutes the 3rd gate insulator layer 15 from a silicon oxide and constitutes the 2nd gate insulator layer 14 from a silicon nitride, it should just use for example, a phosphoric-acid type as an etching reagent.

[0087](7th Embodiment Form) Next, the 7th embodiment form of this invention is explained.

The 7th embodiment form shows the example which realizes the non-volatility memory which can be written in and eliminated electrically, and the volatile memory in which writing and read-out at high speed are possible on the same chip like the 6th embodiment form of the above. Fig. 53 is a cross section showing the memory cell structure of the nonvolatile memory carried in the semiconductor memory storage concerning the 7th embodiment form of this invention.

Fig. 54 is a cross section showing the memory cell structure of the volatile memory carried in the semiconductor memory storage concerning the 7th embodiment form of this invention.

Non-volatile memory of Fig. 53 and volatile memory of Fig. 54 are consolidated on the same chip.

Since it is the same as that of the 6th embodiment form of the above about the non-volatile memory shown in Fig. 53, the explanation is omitted.

[0088] As shown in Fig. 54, the memory cell of the volatile memory concerning the 7th embodiment form of this invention consists of an n type MOS transistor.

And with the memory cell structure of this volatile memory, charge accumulation layer 4e is arranged through the tunnel insulator layer 23 on the principal plane of the p type semiconductor substrate 1.

On charge accumulation layer 4e, the gate electrode 3 is formed through the 4th gate insulator layer 24.

The side wall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16, and n- type diffusion layer 10 of the low impurity concentration which touches a channel field, and n+ type diffusion layer 11 of the high impurity concentration located in the outside of this n-type diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of this side wall spacer 9.

The electric conduction layer 12 is formed in each surface of the gate electrode 3 and n+ type diffusion layer 11.

[0089] The memory cell of the volatile memory concerning the 7th embodiment form of this invention has LDD structure that constituted the source field and the drain field from an n- type diffusion layer 10 of low impurity concentration, and an n+ type diffusion layer 11 of high impurity concentration.

And it consists of a laminated structure to which a gate insulator layer changes from the tunnel insulator layer 23 and the 4th gate insulator layer 21, and charge accumulation layer 4e is arranged between the tunnel insulator layer 23 and the 4th gate insulator layer 24.

An electron is accumulated to this charge accumulation layer 4e, and the amount of the threshold voltage produced by the existence of the electron held at this electric charge accumulation layer 4e is made to correspond to memory information "0" and "1".

What is necessary is for charge accumulation layer 4e just to consist of a high silicon nitride of the charge store capacity by CVD.

It is because the charge holds property of being hard to receive influence in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron to the dispersed charge trapping level of a silicon nitride.

Moreover, if constituted from a silicon layer and a polycrystal silicon layer, it can manufacture cheaply.

If the 4th gate insulator layer 24 is furthermore constituted from a silicon nitride (Si3N4 layer) which has an about 2 times of a silicon oxide (SiO2 layer) dielectric constant, a silicon-oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm to about 11nm.

For example, since the real thickness of the silicon nitride whose silicon-oxide conversion thickness is 5nm is about 10nm, the induction of the direct tunnel (DT) injection is not carried out. Therefore, voltage at the time of electronic pouring operation and extraction operation is formed into low voltage, and not only detailed-izing of a memory cell but micronization of a circumference high-voltage operation element of it is attained.

[0090] Although LDD structure is constituted from a memory cell of a volatile memory by installing n- type diffusion layer 10 for the purpose of pressure-proof enhancement of a sauce field and a drain field, a sauce field and a drain field may consist of single drain structure and double drain structure.

[0091] In the volatile memory concerning the 7th embodiment form of this invention, the tunnel insulator layer 23 is arranged in the lower part of charge accumulation layer 4e.

The tunnel insulator layer 23 consists of a silicon oxide of the thin film which has the thickness in which direct tunneling is possible, and read-out write-in high-speed of it in 100 or less ns required of a dynamic RAM becomes possible.

When the tunnel insulator layer 23 is constituted from a silicon oxide, the thickness is just 3nm or less.

Moreover, if constituted from a silicon nitride 3nm or less, a silicon-oxide conversion thickness can stabilize for it and realize the very thin tunnel insulator layer 23 which is about 1.5nm.

[0092] Furthermore, if an electric charge is not poured into electric charge accumulation layer 4e, it is possible to also make it operate as a usual MOS transistor as for the volatile memory concerning the 7th embodiment form of this invention.

[0093] Next, the manufacture technique of the memory cell of the non-volatile memory and volatile memory concerning the 7th embodiment form of this invention is explained using Fig. 55 to Fig. 62, and Fig. 63 to Fig. 70.

Fig. 55 to Fig. 62 is a cross section showing the manufacture method of the nonvolatile memory concerning the form of implementation of the 7th of this invention.

Fig. 63 to Fig. 70 is a cross section showing the manufacture method of the volatile memory concerning the 7th embodiment form of this invention.

[0094] As first shown in Fig. 55 and Fig. 63, the about 10nm 1st gate insulator layer 13 is formed by depositing the small silicon nitride of charge accumulation capability all over p type semiconductor substrate 1.

Deposition of the small silicon nitride of charge store capacity is performed by the JVD method, for example.

The about 5-10nm 2nd gate insulator layer 14 is formed by depositing a silicon oxide by the CVD method after 1st gate insulator layer 13 formation.

Then, the about 10nm 3rd gate insulator layer 15 is formed by depositing the small silicon nitride of charge accumulation capability by the JVD method.

[0095] Next, as shown in Fig. 56 and Fig. 64, after depositing the about 50-250nm polycrystal silicon layer which doped n type or p type impurity by the LPCVD method all over p type semiconductor substrate 1, an gate electrode 3 is formed in the nonvolatile memory formation domain in Fig. 56 by carrying out patterning with exposure technnique and etching technnique. Then dry etching of the 1st gate insulator layer 13, the 2nd gate insulator layer 14 and the 3rd gate insulator layer 15 on the surface of p type semiconductor substrate 1 of the field which forms a sauce field and a drain field by using gate electrode 3 as a mask is carried out self-adjustingly.

In the volatile memory formation field of Fig. 64, a ploycrystal silicone film, the 1st gate insulator layer 13, the 2nd gate insulator layer 14 and the 3rd gate insulator layer 15 are removed altogether, and the surface of p type semiconductor substrate 1 is exposed.

[0096] Next, as shown in Fig. 57, in a non-volatile memory formation field, the space 17 for charge accumulation layer formation is formed.

The space 17 for this charge accumulation layer formation is formed by carrying out wet etching of the end of the 2nd gate insulator layer 14 alternatively using etching liquid with an etching speed of the 2nd gate insulator layer 14 quicker than the 1st gate oxide-film 13 and the 3rd gate insulator layer 15.

What is necessary is just to use for example, a fluoric acid type as an etching reagent with the 7th embodiment form of this invention, since it reaches 1st gate oxide-film 13, the 3rd gate insulator layer 15 is constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from a silicon oxide.

What is necessary is just to use for example, a fluoric acid type as etching reagent, since the 1st gate oxide-film 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the silicon oxide constitutes the 2nd gate insulator layer 14 in the 7th embodiment form of this invention.

Moreover, you may form the space 17 for charge accumulation layer system formation by the plasma dry etching method using the gas which changes to the wet etching method which contains HF gas instead of the wet etching method which used etching reagent. On the other hand, as shown in Fig. 65, in the volatile-memory formation field, the surface of the p type semiconductor substrate 1 has been exposed.

[0097] Next, as shown in Fig. 58 and Fig. 66, the tunnel insulator layer 23 which is by the RTO method for example, and consists of the silicon oxide which can be tunneled direct is formed all over p type semiconductor substrate 1.

After forming the tunnel insulation film 23, the silicon nitride 18 of high electric charge accumulation capability is deposited by the LPCVD method all over p type semiconductor substrate 1.

At this time, the space 17 for electric charge accumulation layer formation is completely embedded with the silicone nitriding film 18.

And as shown in Fig. 59, in a nonvolatile memory formation field, anisotropic etching by RIE is performed to the whole surface of p type semiconductor board 1, and the electric charge accumulation layer 4 (4a, 4b) which consisted of high silicon nitride 18 of electric charge accumulation capability is formed.

In that case, the volatile memory formation field shown in Fig. 67 is covered by photoresist, and the silicone nitride 18 is not etched.

[0098] After etching the silicon nitride 18, a silicon oxide is deposited all over p type semiconductor substrate 1, and the 4th gate insulator layer 24 is formed.

In this time the 4th gate insulator layer 24 of the nonvolatile memory formation field shown in Fig. 59 is removed.

The removal covers the volatile memory formation field shown in Fig. 67 by photoresist, and is performed by etching the 4th gate insulator layer 24 deposited on the nonvolatile memory formation field shown in Fig. 59.

[0099] Next, as shown in Fig. 68, the about 50-250nm polycrystal silicon layer which doped n type or p type impurity by the LPCVD method accumulates all over p type semiconductor substrate 1.

And patterning of the polycrystal silicon layer is carried out with exposure technique and etching technique, and gate electrode 3a is formed.

Then, using gate electrode 3a be an etching mask, dry etching of the tunnel insulator layer 23, electric charge accumulation layer 4e and the 4th gate insulator layer 24 on the surface of p type semiconductor substrate 1 of the field which forms a sauce field and a drain field is carried out self-adjustingly.

On the other hand, in a nonvolatile memory formation field, as shown in Fig. 60, all plycrystal silicone films may be removed, or patterning may be carried out according to gate electrode 3, and new gate electrode may be formed.

[0100] Next, as shown in the Fig. 61 and the Fig. 69, after pouring in n type impurities by using the gate electrode 3 as a mask with ion implantation technique, n- type diffusion layer 10 is formed by activating the impurity poured in by heat treatment.

[0101] Next, as shown in the Fig. 62 and the Fig. 70, after forming the side wall spacer 9 in the side wall of the gate electrode 3, n+ type diffusion layer 11 of high impurity concentration is formed.

After pouring in n type impurity with ion implantation technique by using the gate electrode 3 and the sidewall spacer 9 as a mask, n+ type diffusion layer 11 is formed by activating the impurities poured in by heat treatment.

[0102] Next, high-melting point metal membranes, such as tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter method all over the p type semiconductor substrate 1 and the electric conduction layer 12 which consists of refractory metal silicide is formed on each surface of the gate electrode 3 and n+ type diffusion layer 11 by heat-treating p type semiconductor substrate 1 in an inactive atmosphere.

After the electric conduction layer 12 was formed, if the unreacted high-melting point metal which remained in fields other than the above is removed, the memory cell structure of a nonvolatile memory shown in Fig. 53 and of a volatile memory shown in Fig. 54 will be completed.

[0103] Although illustration is not carried out, after memory cell structure completion of Fig. 53 and Fig. 54, a final non-volatility memory cell and an volatile memory cell are completed through the usual CMOS manufacturing processes, such as an insulator-layer formation process between layers, a contact hole formation process, a wiring formation process and a passivation film formation process, one by one.

[0104] With the 7th embodiment form of this invention, although the 1st gate insulator layer 13 consists of silicon nitride, the 2nd gate insulator layer 14 consists of silicon oxide and the 3rd gate insulator layer 15 consists of silicon nitride, the 1st gate insulator layer 13 may be constituted from a silicon oxide, the 2nd gate insulator layer 14 may be constituted from a silicon nitride, and the 3rd gate insulator layer 15 be constituted from a silicon oxide.

In this case, for example, the 1st gate insulator layer 13 consists of an about 10nm silicon oxide which oxidized thermally the p type semiconductor substrate 1.

The 2nd gate insulator layer 14 consists of a low silicon nitride of the about 5-10nm charge store capacity deposited by the JVD method.

The 3rd gate insulator layer 15 consists of an about 10nm silicon oxide deposited by CVD.

Moreover, what is necessary is just to use for example, a phosphoric-acid type as an etching reagent in formation of the space 17 for electric charge accumulation layer formation, since the 1st gate oxide-film 13 and the 3rd gate insulator layer 15 are constituted from a silicon oxide and the 2nd gate insulator layer 14 is constituted from a silicon nitride.

[0105] Although both the memory cells of non-volatile memory and volatile memory explained the example which consists of an n type MOS transistor with the gestalt of the 6th and operation of the 7th of this invention, of course, you may be the memory cell of p type MOS transistor of an opposite conductivity type.

In this case, what is necessary is just to read the electric conduction type of a substrate or a diffusion layer as an opposite thing suitably in the above-mentioned explanation.

[0106] (8th Embodiment Form) Next, the 8th embodiment form of this invention is explained.

In the above 1st to the 7th embodiment forms, the structure of a charge accumulation layer is not directly contributed to the enhancement in electron-injection efficacy.

In the nonvolatile semiconductor memory of floating-gate structure, a stage is prepared in a channel fraction and the attempt which raises electron-injection efficacy is proposed. (S. Ogura and 1998 IEDM, p987, and the U.S. patent number of No. 5780341)

However, this proposal is weak to the defect and leak site in an oxidization film in order to adopt floating gate structure.

Moreover, there is a possibility that sufficient reliability cannot be acquired, also to the defect which may be generated at the time of stage structure formation.

The 8th embodiment form of this invention is an easy process, and can raise electron-injection efficacy.

[0107] Fig. 71 is a cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

This 8th embodiment form aims at enhancement in the electron-injection efficacy at the time of writing by the method of preparing a stage and an inclination in the channel field of a memory cell

As shown in Fig. 71, this memory cell consists of an n type MOS transistor.

And with the structure of the memory cell concerning the 8th embodiment form, the 2nd gate insulator layer 14 is formed on the surface of the p type semiconductor substrate 1 through the 1st gate insulator layer 13.

The charge accumulation layers 4a and 4b are formed in the ends of the 2nd gate insulator layer 14.

On the 2nd gate insulator layer 14 and charge accumulation layer 4a and 4b, the gate electrode 3 is formed through the 3rd gate insulator layer 15.

The side wall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16, and n- type diffusion layer 10 of the low impurity concentration which touches a channel field, and n+ type diffusion layer 11 of the high impurity concentration located in the outside of this n-type diffusion layer 10 are formed in the p type semiconductor substrate 1 of the lower part of this side wall spacer 9.

The electric conduction layer 12 is formed on each surface of the gate electrode 3 and n+ type diffusion layer 11.

[0108] Furthermore, with the memory cell structure of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention, a stage 26 is formed in the channel field 25.

With this stage 26, the charge accumulation layer 4 will be located in the dispersion orientation of the electron in the p type semiconductor substrate 1.

Therefore, the injection efficiency of the electron at the time of writing improves.

[0109] The memory cell of the non-volatility semiconductor memory concerning the 8th embodiment form of this invention has the LDD structure where the sauce field and the drain field consisted of an n- type diffusion layer 10 of low impurities concentration and an n+ type diffusion layer 11 of high impurities concentration.

A gate insulator layer consists of three-layer laminating films which consist of the 1st gate insulator layer 13 (lower layer), the 2nd gate insulator layer 14 (interlayer) and the 3rd gate insulator layer 15 (upper layer), and the electric charge accumulation layers 4a and 4b are formed in the both ends of the 2nd gate insulator layer 14.

An electron is accumulated to these two charge accumulation layers 4a and 4b, and the accumulation state can take the following four status.

- (1) The state where neither of the electric charge accumulation layers 4a and 4b is accumulating the electron,
 - (2) The state where only electric charge accumulation layer 4a is accumulating the electron,
 - (3) The state where only electric charge accumulation layer 4b is accumulating the electron,
- (4) The state where the electric charge accumulation layers 4a and 4b are accumulating the electron,

The amount of which is produced by the existence of the electron held at these two charge accumulation layers 4a and 4b threshold change of potential is made to correspond to a storage information "00", "01", "10" and "11".

Moreover, with this memory cell structure, since the charge accumulation layers 4a and 4b are located in the upper part of a channel field edge, the threshold voltage of the central part of a channel field is decided only by impurity concentration of a channel field, and it does not depend for it on the accumulation state of the electron of the charge accumulation layers 4a and 4b.

Therefore, fault deletion (over-erase) by the excess and deficiency of the electron of the charge accumulation layers 4a and 4b is prevented, and the poor leakage, a poor program, and poor read-out resulting from fault deletion must have been produced.

Moreover, the leakage current between a source field and a drain field can be suppressed only by the gate voltage, and can realize highly reliable nonvolatile semiconductor memory.

What is necessary is for the charge accumulation layers 4a and 4b just to consist of a high silicon nitride of the charge store capacity by CVD.

It is because the charge hold property of being hard to receive influence in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron to the dispersed charge trapping level of a silicon nitride.

Moreover, if constituted from a silicon layer and a polycrystal silicon layer, it can manufacture cheaply.

Furthermore, if the 1st gate insulator layer 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride (Si3N4 layer) which has an about 2 times of a silicon oxide (SiO2 layer) dielectric constant, a silicon-oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm.

For example, since the real thickness of the silicon nitride whose silicon-oxide conversion thickness is 5nm is about 10nm, the induction of the direct tunnel (DT) injection is not carried out. Therefore, the voltage at the time of an electronic injection extraction operation is formed into low voltage, and not only detailed-izing of a memory cell but micronization of a circumference high-voltage operation element of it is attained.

[0110] Although LDD structure is constituted from a memory cell of a nonvolatile memory concerning the 8th embodiment form of this invention by installing n- type diffusion layer 10 for the purpose of pressure-proof enhancement of a sauce field and a drain field, a sauce field and a drain field may consist of single drain structure and double drain structure.

Although the 2nd gate insulator layer 14 prevents the leakage between charge accumulation layer 4a and 4b, it can consist of a silicon oxide, for example.

Moreover, if the metal oxide film that has a high dielectric constant is used for 2nd gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. For example, it is possible to use TiO2, Ta 2O5, Al2O5, PZT and SBT as a metal oxide film.

[0111] With the 8th embodiment form of this invention, although the stage 26 was formed in both of the source and a drain, you may prepare only in either.

Especially the memory that memorizes the information for 1 bit is enough if there is only one.

[0112] Next, an operation of the non-volatile memory concerning the 8th embodiment form of this invention is explained using Fig. 72 and Fig. 73.

Fig. 72 is a cross section of the non-volatile memory explaining a write-in operation.

Fig. 73 is a cross section of the non-volatile memory explaining a deletion operation.

As shown in Fig. 72, at the time of the writing of a memory cell, about 6-8V is impressed to gate G, about 4-5V is impressed to drain D, respectively, and source S is grounded.

Thus, a voltage is impressed and an electron is poured into charge accumulation layer 4b of the drain field by the channel thermoelectron (CHE).

By having formed the stage 26 in the channel field 25, it is located in the electronic dispersion orientation at charge accumulation layer 4b.

For this reason, the electronic injection efficiency to charge accumulation layer 4b can improve, and improvement in the speed of an injection speed and reduction-ization of applied voltage can be attained.

What is necessary is just to replace with the above-mentioned case the voltage impressed to drain D and each source S, in pouring an electron into charge accumulation layer 4a of a source field

On the other hand, as shown in Fig. 73, a deletion of a memory cell impresses a negative voltage (at least -5V) to gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using a Fowler Nordheimt (FN) type tunnel current.

Moreover, when the gate electrode 3 is shared by plural memory cells, an electron can be simultaneously drawn out from those memory cells.

In this case, Sauce S and Drain D should just be taken as the same potential as p type semiconductor substrate 1.

Moreover, it is also possible to impress the right voltage different from the potential of the p type semiconductor substrate 1 to drain D, and to draw out an electron for source S only from floating potential (Floating), then charge accumulation layer 4a of drain D.

What is necessary is to impress a right voltage to source S, in drawing out an electron only from charge accumulation layer 4b of source S, and just to let drain D be floating potential.

[0113] Moreover, although illustration is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between source S and drain D.

It uses that the current transfer characteristics near the source field and near the drain field (channel conductance) become irregular according to the store status of the charge accumulation layers 4a and 4b.

To which a bias shall be carried out between source S and drain D should just choose the direction where the modulation of current transfer characteristics appears notably.

According to four store status of the charge accumulation layers 4a and 4b, four different current transfer characteristics are obtained and, thereby, the information for 2 bits can be memorized in one cell.

[0114] Next, the manufacture technique of the memory cell of the non-volatile memory concerning the 8th embodiment form of this invention is explained using the Fig. 74 to the Fig. 82.

As first shown in Fig. 74, the wrap photoresist pattern 27 is formed for the field in which the channel field 25 is formed on the p type semiconductor substrate 1.

And as shown in Fig. 75, a stage 26 is formed by etching the p type semiconductor substrate 1

by the RIE method.

[0115] Next, as shown in Fig. 76, the small silicon nitride of charge store capacity is deposited all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed. Deposition of the small silicon nitride of charge store capacity is performed for example, by the JVD method.

A silicon oxide is deposited by CVD after 1st gate insulator layer 13 formation, and the about 5-10nm 2nd gate insulator layer 14 is formed.

Then, the small silicon nitride of charge store capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

[0116] Next, as shown in Fig. 77, after depositing the about 50-250nm polycrystal silicon layer which doped n type or p type impurity by the LPCVD method all over p type semiconductor substrate 1, patterning is carried out with exposure technique and etching technique, and the gate electrode 3 is formed.

Then dry etching of the 1st gate insulator layer 13, the 2nd gate insulator layer 14 and the 3rd gate insulator layer 15 on the surface of p type semiconductor substrate 1 of the field which forms a sauce field and a drain field by using the gate electrode 3 as a mask is carried out self-adjustingly.

[0117] Next, as shown in Fig. 78, the space 17 for charge accumulation layer formation is formed.

This space 17 is formed by reaching 1st gate oxide-film 13 and carrying out wet etching of the edge of the 2nd gate insulator layer 14 alternatively rather than the 3rd gate insulator layer 15 using the etching reagent with the large etch rate of the 2nd gate insulator layer 14.

This space 17 is formed by carrying out wet etching of the end of the 2nd gate insulator layer 14 alternatively using etching liquid with an etching speed of the 2nd gate insulation film 14 quicker than the 1st gate oxide-film 13.

What is necessary is just to use for example, a fluoric acid type as an etching reagent with the 8th embodiment form of this invention, since the 1st gate oxidization film 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from a silicon oxide.

Moreover, you may form the space 17 for charge accumulation layer formation by the plasma dry etching method using the gas which contains HF gas instead of the wet etching method which used the etching reagent.

[0118] Next, as shown in Fig. 79, it deposits so that the space 17 for charge accumulation layer formation may be completely embedded in the high silicon nitride 18 of charge store capacity by the LPCVD method all over p type semiconductor substrate 1.

And as shown in Fig. 80, anisotropic etching by RIE is performed to the p type semiconductor substrate 1 whole surface, and the charge accumulation layers 4a and 4b which consisted of a silicon nitride of high charge store capacity are formed.

[0119] Next, as shown in Fig. 81, after forming an oxide film 16 all over p type semiconductor substrate 1, n- type diffusion layer 10 of low impurity concentration is formed.

N- type diffusion layer 10 is formed by pouring in n type impurity with ion-implantation technique which uses the gate electrode 3 as the mask, and by activating the impurity that was poured in with subsequent heat treatment.

[0120] Next, as shown in Fig. 82, after forming the side wall spacer 9 in the side attachment wall of the gate electrode 3, n+ type diffusion layer 11 of high impurity concentration is formed. N+ type diffusion layer 11 is formed by pouring in n type impurity with ion-implantation technique which uses the gate electrode 3 and the side wall spacer 9 as the mask, and by activating the impurity that was poured in with subsequent heat treatment.

[0121] Next, membranes of high-melting point metals such as a tungsten, titanium, and cobalt,

are deposited by CVD or the spatter all over the p type semiconductor substrate 1, and then, by heat-treating the p type semiconductor substrate 1 in an inert atmosphere, in each front face of the gate electrode 3 and n+ type diffusion layer 11 the electric conduction layer 12 which consists of a refractory-metal silicide is formed.

After electric conduction layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in Fig. 71 will be completed.

[0122] In addition, although illustration is not carried out, it passes through usual CMOS manufacturing processes, such as a layer insulation layer formation process, a contact hole formation process, a wiring formation process, and a passivation layer formation process, one by one after memory cell structure completion of Fig. 71, and a final nonvolatile memory cell is completed.

[0123] Thus, with the 8th embodiment form of this invention, the charge accumulation layers 4a and 4b can be formed in a self-matching way down the ends of the gate electrode 3.

Therefore, micronization in the orientation of gate length of a cell transistor is attained.

Thereby, large capacity and high-density nonvolatile semiconductor memory can be offered.

Moreover, the cell area per bit is mostly reduced by half compared with the former, and nonvolatile semiconductor memory reduced sharply can be realized.

[0124] Moreover, the width of face of the orientation of channel length of the charge accumulation layers 4a and 4b can be easily controlled by adjustment of the etch-rate difference and etching time of the 1st gate insulator layer 13, and of the 3rd gate insulator layer 15 and the 2nd gate insulator layer 14.

Thereby, the charge accumulation layers 4a and 4b can be arranged symmetrically.

And since the charge accumulation layers 4a and 4b are electrically separated completely by the 2nd gate insulator layer 14, the interaction between charge accumulation layer 14a and 14b do not happen.

Furthermore, since the charge accumulation layers 4a and 4b are insulated completely from a source field, a drain field, the gate electrode 3, and a channel field by the 1st insulator layer 13, 3rd insulator layer 15, and oxide film 16, the nonvolatile semiconductor memory with excellent charge hold property can be offered.

Charge accumulation layers 4a and 4b are formed extending in the orientation of a channel field from the edge of the gate electrode 3, and the current-conducting characteristics of a memory cell are mainly set by the charge store status of the part by the side of the channel field of the charge accumulation layers 4a and 4b.

Therefore, if the length of the orientation of gate length of this part is reduced to the limits, more detailed nonvolatile semiconductor memory can be offered.

[0125] Furthermore, since the cellular structure is easily realizable at usual CMOS process, nonvolatile semiconductor memory can be manufactured at low cost using the existing production line.

[0126] And with the 8th embodiment form of this invention, the electron-injection efficacy at the time of writing can be raised.

For this reason, improvement in the speed of drawing speed and reduction-ization of the applied voltage at the time of writing can be attained.

[0127] (9th Embodiment Form) Next, the 9th embodiment of this invention is explained.

In the above 8th embodiment, the 9th embodiment of this invention makes unnecessary the 2nd insulator layer 14 arranged between charge accumulation layer 4a of Fig. 71, and charge accumulation layer 4b, and has taken the configuration which made two charge accumulation layers 4a and 4b unify.

Fig. 83 is a cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 9th embodiment of this invention. As shown in Fig. 83, this memory cell

structure is arranged charge accumulation layers 4f instead of to the charge accumulation layers 4a and 4b and the 2nd insulator layer 14 of the 8th embodiment.

[0128] Next, the manufacture technique of the memory cell of the non-volatile memory concerning the 9th embodiment of this invention is explained using the Fig. 84 to the Fig. 89. Like the 8th embodiment, as shown in Fig. 84, the photo resist pattern 27 is formed for the field in which the channel field 25 is formed on the p type semiconductor substrate 1.

And as shown in Fig. 85, a level difference 26 is formed by etching the p type semiconductor substrate 1 by the RIE method.

[0129] Next, as shown in Fig. 86, the silicon nitride film of small charge store capacity is deposited all over p type semiconductor substrate 1, and the 1st gate insulator layer 13 having about 10nm is formed.

Deposition of the silicon nitride film of small charge store capacity is performed for example, by the JVD method.

The silicon nitrides film 18 high of charge store capacity is formed in about 5-10nm by the LPCVD method after 1st gate insulator layer 13 formation.

Then, the silicon nitride film of small charge store capacity is deposited by the JVD method, and the 3rd gate insulator layer 15 in about 10nm is formed.

[0130] Next, as shown in Fig. 87, after depositing the about 50-250nm polycrystal silicon layer which doped n type or p type impurity by the LPCVD method all over p type semiconductor substrate 1, patterning is carried out with exposure technique and etching technique, and the gate electrode 3 is formed.

Then, dry etching carried out conformably to the 1st gate insulator layer 13, the silicon nitride film 18 and the 3rd gate insulating film 15, of the surface of the p type semiconductor substrate 1 of the field, in which the source region, and drain region are formed using the gate electrode 3 as a mask, here, charge accumulation layers 4f is formed.

[0131] Next, as shown in Fig. 88, after forming an oxide film 16 all over p type semiconductor substrate 1, n- type diffusion layer 10 of low impurity concentration is formed. Pouring n-type impurity with the gate electrode 3 as the mask with ion-implantation technique, then by activating the poured impurity with heat treatment, forms the n-type diffusion layer 10.

[0132] Next, as shown in Fig. 89, after forming the sidewall spacer 9 in the sidewall of the gate electrode 3, n+ type diffusion layer 11 of high impurity concentration is formed.

The n+ type diffusion layer 11 is formed by pouring n type impurity using the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technique and by activating the poured impurity by heat treatment.

[0133] Next, the high-melting point metal film, such as tungsten, titanium, and cobalt, are deposited by CVD or the spatter all over the p type semiconductor substrate 1, then the p type semiconductor substrate 1 is heat-treated in an inert atmosphere, thereby forming the which consists of a refractory-metal silicide on the each surface of the gate electrode 3 and n+ type diffusion layer 11.

After electric conduction layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in Fig. 83 will be completed.

[0134] In addition, although illustration is not shown, it passes through usual CMOS manufacturing processes, such as a layer insulation layer formation process, a contact hole formation process, a wiring formation process, and a passivation layer formation process, one by one after memory cell structure completion of Fig. 83, and a final nonvolatile memory cell is completed.

[0135] (10th Embodiment Form) Next, the 10th embodiment of this invention is explained. Fig. 90

is a cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 10th embodiment of this invention.

In the above 8th and 9th embodiments, a level difference is prepared in the ends of a channel field by making a channel field into the concave status to a semiconductor substrate. In the 10th embodiment, a level difference is prepared in a channel field by making a channel field into the convex status to a semiconductor substrate.

And this 10th embodiment also aims at enhancement in the electron-injection luminous efficacy at the time of writing by preparing a level difference and an inclination in the channel field of a memory cell.

[0136] As shown in Fig. 90, this memory cell consists of a p type MOS transistor. And in the structure of the memory cell concerning the 10th embodiment, the 2nd gate insulator layer 14 is formed in the surface of the n-type-semiconductor substrate 19 through the 1st gate insulator layer 13.

The charge accumulation layers 4a and 4b are formed in the ends of the 2nd gate insulator layer 14.

The gate electrode 3 is formed on the 2nd gate insulator layer 14 and charge accumulation layer 4a, and 4b through the 3rd gate insulator layer 15.

The sidewall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16. The p- type diffusion layer 20 of the low impurity concentration which touches a channel field, and p+ type diffusion layer 21 of the high impurity concentration located in the outside of this p-type diffusion layer 20 are formed in the n-type-semiconductor substrate 19 of the lower part of this sidewall spacer 9.

The electric conduction layer 12 is formed in each surface of the gate electrode 3 and p+ type diffusion layer 21.

[0137] Furthermore, in the memory cell structure of the nonvolatile semiconductor memory concerning the 10th embodiment of this invention, a level difference 26 is formed in the channel field 25.

Owing to this level difference 26, the charge accumulation layer 4 is located in the dispersion orientation of the electron in the p type semiconductor substrate 1. Therefore, the injection efficiency of the electron at the time of writing improves.

[0138] The memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment of this invention has LDD structure in which the source field and the drain field are constituted of a p- type diffusion layer 20 of low impurity concentration and a p+ type diffusion layer 21 of high impurity concentration.

And a gate insulator layer consists of a three-layered film, i.e. the 1st gate insulator layer 13 (lower layer), the 2nd gate insulator layer 14 (interlayer) and the 3rd gate insulator layer 15 (upper layer). The charge accumulation layers 4a and 4b are formed in the both ends of the 2nd gate insulator layer 14.

An electron is accumulated to these two charge accumulation layers 4a and 4b.

The state of accumulation can be four status:

- (1) no electron is accumulated to charge accumulation layer 4a or 4b;
- (2) the electron is accumulated to charge accumulation layer 4a only;
- (3) the electron is accumulated to charge accumulation layer 4b only;
- (4) the electron is accumulated to charge both accumulation layers 4a and 4b.

The amount of change of the threshold voltage which is produced by the existence of the electron held at these two charge accumulation layers 4a and 4b corresponds to the storage information "00", "01", "10", and "11".

Moreover, in this memory cell structure, since the charge accumulation layers 4a and 4b are located in the upper part of a channel field edge, the threshold voltage of the center of a channel field is decided only by impurity concentration of a channel field, and it does not depend on the accumulation status of the electron of the charge accumulation layers 4a and 4b.

Therefore, the fault deletion (over-erase) due to the excess and deficiency of the electron of the charge accumulation layers 4a and 4b is prevented, and the poor leakage, a poor program, and

poor read-out, which are caused in a fault deletion, never produced.

Moreover, only the gate voltage, thereby realizing highly reliable nonvolatile semiconductor memory, can suppress the leakage current between a source field and a drain field.

The charge accumulation layers 4a and 4b can be constituted of silicon nitride of the charge store capacity by CVD.

It is because the charge hold property of being hard to receive influence in the membranous quality of a lower insulator layer can be acquired by accumulating an electron to the dispersed charge trapping level of a silicon nitride.

Moreover, if constituted of a silicon layer and a polycrystal silicon layer, it can manufacture cheaply.

If the 1st gate insulator layer 13 and the 3rd gate insulator layer 15 are furthermore constituted of a silicon nitride (Si3N4 layer) which has an about 2 times of a silicon oxide (SiO2 layer) in dielectric constant, the very thin gate insulator layer which is 4nm - about 11nm in silicon-oxide conversion thickness can be stabilized.

For example, since the real thickness of the silicon nitride whose silicon-oxide conversion thickness is 5nm is about 10nm, the induction of the direct tunnel (DT) injection is not carried out. Therefore, the voltage at the time of an electronic injection/extraction operation is lowered in battery, and not only a memory cell but also a circumference high-voltage operation element can be miniaturized.

[0139] Although p- type diffusion layer 20 is established for the purpose of the pressure-proof enhancement in a source field and a drain field and LDD structure is constituted from a memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment of this invention, a source field and a drain field may consist of single drain structure and double drain structure. Although the 2nd gate insulator layer 14 prevents the leakage between charge accumulation layers 4a and 4b, it can consist of a silicon oxide, for example.

If the metal oxide film, which has a high dielectric constant, is used for the second gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. As a metal oxide film, there are TiO2, Ta2O5, aluminum2O5, and PZT and SBT.

[0140] In the 10th embodiment of this invention, the level difference 26 was formed in both by the side of the source and a drain, you may prepare only in either.

Especially the memory that memorizes the information for 1 bit is enough if there is only one side.

[0141] Next, an operation of the non-volatile memory concerning the 10th embodiment of this invention is explained using the Fig. 91 and the Fig. 92 .

Fig. 91 is a cross section of the non-volatile memory explaining a write-in operation.

Fig. 92 is a cross section of the non-volatile memory explaining a deletion operation.

As shown in Fig. 91, at the time of the writing of a memory cell, voltage of about 5V is impressed to gate G, and voltage of about -5V is impressed to drain D, respectively, and let source S be floating potential.

Thus, a voltage is impressed, energy is given the electron of the tunnel phenomenon reason between band-bands by the electric field near the drain, and it pours into charge accumulation layer 4b by the side of a drain field.

By having formed the level difference 26 in the channel field 25, charge accumulation layer 4b is located in the electronic injection orientation. For this reason, the electronic injection efficiency to charge accumulation layer 4b can improve, and improvement in the speed of an injection speed and reduction of applied voltage can be attained.

When pouring an electron into charge accumulation layer 4a by the side of a source, the voltage impressed to drain D and each source S is replaced with the above-mentioned case.

A memory cell is deleted by impressing a negative voltage (at least -5V) to gate G, as shown in Fig 92. and by drawing out an electron from the charge accumulation layers 4a and 4b using a Fowler Nordheimt (FN) type tunnel current.

Moreover, when two or more memory cells share the gate electrode 3, an electron can be simultaneously drawn out from those memory cells.

In this case, source S and drain D should just be taken as the n-type-semiconductor substrate 19 and this potential.

Moreover, if the right voltage different from the potential of the p type semiconductor substrate 1 is impressed to drain D and source S is used for floating potential (Floating), electron can be drawn out of charge accumulation layer 4a by the side of drain D.

If an electron is drawn out of only from charge accumulation layer 4b by the side of source S, a right voltage is impressed to source S and just to let drain D be floating potential.

[0142] Moreover, although illustration is not shown, read-out of a memory cell is performed by detecting the read-out current flowing between source S and drain D.

It uses that the current transfer characteristics a source field and near the drain field (channel conductance) change according to the store status of the charge accumulation layers 4a and 4b. To which a bias shall be carried out should be selected from the source S or drain D where the modulation of current transfer characteristics appears notably.

According to four accumulation status of the charge accumulation layers 4a and 4b, four different current transfer characteristics are obtained and, thereby, the information for 2 bits can be memorized in one cell.

[0143] Next, the method of manufacturing the memory cell of the non-volatile memory concerning the 10th embodiment of this invention is explained using the Fig. 93 to Fig. 101.

As first shown in Fig. 93, the photo-resist pattern 27 is formed on the n-type-semiconductor substrate 19 except the field in which the channel field 25 is formed.

As shown in Fig. 94, etching the n-type-semiconductor substrate 19 by the RIE method forms a level difference 26.

[0144] Next, as shown in Fig. 95, the silicon nitride of small charge store capacity is deposited all over n-type-semiconductor substrate 19, and the 1st gate insulator layer 13 having about 10nm is formed.

Deposition of the silicon nitride film of small charge store capacity is performed for example, by the JVD method.

A silicon oxide is deposited by CVD after 1st gate insulator layer 13 formation, and the 2nd gate insulator layer 14 having about 5-10nm is formed.

Then, the silicon nitride of small charge store capacity is deposited by the JVD method, and the 3rd gate insulator layer 15 having about 10nm is formed.

[0145] Next, as shown in Fig. 96, after depositing polycrystal silicon layer having the about 50-250nm in which n type or p type impurity is doped all over n-type-semiconductor substrate 19 by the LPCVD method, patterning is carried out with exposure technique and etching technique, and the gate electrode 3 is formed.

Then dry etching is carried out conformably to the 1st gate insulator layer 13, the 2nd gate insulator layer 14 and the 3 rd gate insulator layer 15 of the surface of the n-type-semiconductor substrate 19 of the field which uses the gate electrode 3 as a mask and forms a source field and a drain field.

[0146] Next, as shown in Fig. 97, the space 17 for charge accumulation layer formation is formed.

This space 17 is formed by reaching 1st gate oxide-film 13 and carrying out wet etching of the edge of the 2nd gate insulator layer 14 alternatively rather than the 3rd gate insulator layer 15 using the etching reagent with the large etch rate of the 2nd gate insulator layer 14. In the 10th embodiment of this invention, the 1st gate oxide-film 13, the 3rd gate insulator layer 15 is constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from a silicon oxide, and a fluoric acid system, for example, can be used as an etching reagent.

Moreover, you may form the space 17 for charge accumulation layer formation by the plasma dry etching method using the gas containing HF gas instead of using the wet etching method which used the etching reagent.

[0147] Next, as shown in Fig. 98, the silicon nitride 18 of high charge store capacity is accumulated all over n-type-semiconductor substrate 19 so that the space 17 for charge accumulation layer formation can be completely embedded by the LPCVD method.

And as shown in Fig. 99, anisotropic etching by RIE is performed to the whole surface of the n-type-semiconductor substrate 19, and the charge accumulation layers 4a and 4b which consisted of a silicon nitride of high charge store capacity are formed.

[0148] Next, as shown in Fig. 100, after forming an oxide film 16 all over n-type-semiconductor substrate 19, p- type diffusion layer 20 of low impurity concentration is formed. p- type diffusion layer 20 is formed by pouring p type impurity using the gate electrode 3 as the mask with ion-implantation technique and by activating the poured impurity with heat treatment.

[0149] Next, as shown in Fig. 101, after forming the sidewall spacer 9 in the sidewall of the gate electrode 3, p+ type diffusion layer 21 of high impurity concentration is formed.

The p+ type diffusion layer 21 is formed by pouring p type impurity using the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technique, and by activating the poured impurity with heat treatment.

[0150] Next, a high melting point metal film such as a tungsten, titanium and cobalt, is accumulated in the whole surface of the n type semiconductor circuit board 19, by the CVD or the spatter, then the electric conduction layer 12 composed of high melting point metal silicide is formed in each surface of the gate electrode 3 and the p+ type diffusion layer 21 by a n type semiconductor circuit board 19 being subjected to heat treatment in the inert atmosphere. If the high melting point metals of the un-response left in the territory except for the above is removed after the electric conduction layer 12 formation, the memory cell structure shown in the Fig. 90 can be completed.

[0151] In addition, although illustration is not shown, usual CMOS manufacturing processes, such as a layer insulation layer formation process, a contact hole formation process, a wiring formation process, and a passivation layer formation process, one by one after memory cell structure completion of Fig. 90, and a final nonvolatile memory cell is completed.

[0152] Thus, in the 10th embodiment of this invention, the charge accumulation layers 4a and 4b can be formed in a self-matching target down the ends of the gate electrode 3. Therefore, miniaturization of the orientation of gate length of a cell transistor is attained. Thereby, large capacity and high-density nonvolatile semiconductor memory can be offered. Moreover, the cell area per bit is mostly reduced by half compared with the former, and nonvolatile semiconductor memory reduced sharply can be realized.

[0153] Moreover, the width of the charge accumulation layers 4a and 4b in the orientation of channel length can be easily controlled by adjustment of the etch-speed difference and etching time of the 1st gate insulator layer 13, the 3rd gate insulator layer 15 and the 2nd gate insulator layer 14.

Thereby, the charge accumulation layers 4a and 4b can be arranged symmetrically.

And since the charge accumulation layers 4a and 4b are electrically separated completely by the 2nd gate insulator layer 14, the interaction between charge accumulation layer 14a and 14b do not happen.

Furthermore, since the charge accumulation layers 4a and 4b are insulated completely from a source field, a drain field, the gate electrode 3, and a channel field by the 1st insulator layer 13 and the 3rd insulator layer 15, and the oxide film 16, the nonvolatile semiconductor memory which was excellent in the charge hold property can be provided.

The charge accumulation layers 4a and 4b are formed in the orientation of a channel field from the edge of the gate electrode 3 and the current transfer-characteristics of the memory cell is almost decided by the charge store status of the side portion of the channel field of the charge accumulation layers 4a and 4b.

Therefore, if the length of the orientation of gate length of this portion is reduced to a limitation,

more detailed nonvolatile semiconductor memory can be provided.

[0154] Furthermore, since the cell structure is easily realizable at usual CMOS process, the nonvolatile semiconductor memory can be manufactured by the low cost using the existing production line.

[0155] And with the 10th embodiment of this invention, the electron-injection luminous efficacy at the time of writing can be raised.

For this reason, improvement in the speed and reduction of the applied voltage at the time of writing can be attained.

[0156](11th Embodiment Form) Next, the 11th embodiment form of this invention is explained. In the 10th embodiment form of the above, the 11th embodiment of this invention makes unnecessary the 2nd insulator layer 14 arranged between charge accumulation layer 4a of Fig. 90, and charge accumulation layer 4b, and has taken the configuration which made two charge accumulation layers 4a and 4b unify.

Fig. 102 is a cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 11th embodiment of this invention.

As shown in Fig. 102, this memory cell structure is changed to the charge accumulation layers 4a and 4b of the 10th embodiment form of the above, and the 2nd insulator layer 14, and arranges charge accumulation layers 4f.

[0157] Next, the manufacture technique of the memory cell of the non-volatile memory concerning the 11th embodiment of this invention is explained using the Fig. 103 to the Fig. 108. Like the 10th embodiment of the above, as first shown in Fig. 103, the photo resist pattern 27 is formed except the field in which the channel field 25 is formed on the n-type-semiconductor substrate 19.

And as shown in Fig. 104, a level difference 26 is formed by etching the n-type-semiconductor substrate 19 by the RIE method.

[0158] Next, as shown in Fig. 105, the small silicon nitride of charge store capacity is deposited all over n-type-semiconductor substrate 19, and the about 10nm 1st gate insulator layer 13 is formed

Deposition of the small silicon nitride of charge store capacity is performed for example, by the JVD method.

About 5-10nm of the high silicon nitrides 18 of charge store capacity is formed by the LPCVD method after 1st gate insulator layer 13 formation. Then, the small silicon nitride of charge store capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

[0159] Next, as shown in Fig. 106, after depositing the polycrystal silicon layer having about 50 - 250nm in which n type or p type impurity is doped by the LPCVD method all over n-type-semiconductor substrate 19, patterning is carried out with exposure technique and etching technique, and the gate electrode 3 is formed.

Then dry etching is carried out conformably to the 1st gate insulator layer 13, the silicon nitride 18, and the 3rd gate insulator layer 15, of the surface of the n-type-semiconductor substrate 19 of the field which uses the gate electrode 3 as a mask and forms a source field and a drain field. Here, charge accumulation layer 4f is formed.

[0160] Next, as shown in Fig. 107, after forming an oxide film 16 all over n-type-semiconductor substrate 19, p- type diffusion layer 20 of low impurity concentration is formed.

The p- type diffusion layer 20 is formed by pouring p type impurity using the gate electrode 3 as the mask with ion-implantation technique, and by activating the poured impurity with heat treatment.

[0161] Next, as shown in Fig. 108, after forming the sidewall spacer 9 in the side attachment wall

of the gate electrode 3, of high impurity concentration is formed.

The p+ type diffusion layer 21 is formed by pouring p type impurity using the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technique, and by activating the poured impurity with heat treatment.

[0162] Next, high-melting point metal membranes, such as a tungsten, titanium, and cobalt, are deposited by CVD or the spatter all over the n-type-semiconductor substrate 19, then the n-type-semiconductor substrate 19 is heat-treated in an inert atmosphere, thereby forming the electric conduction layer 12 which consists of a refractory-metal siliside on each surface of the gate electrode 3 and p+ type diffusion layer 21.

After electric conduction layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in Fig. 102 will be completed.

[0163] In addition, although illustration is not carried out, it passes through usual CMOS manufacturing processes, such as a layer insulation layer formation process, a contact hole formation process, a wiring formation process, and a passivation layer formation process, one by one after memory cell structure completion of Fig. 102, and a final nonvolatile memory cell is completed.

[0164] (12th Embodiment Form) Next, the 12th embodiment form of this invention is explained. Fig. 109 is a cross section showing the structure of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

Although exposure technique and etching technique were used for patterning of the gate electrode 3 with the 10th embodiment of the above, it is the example which uses the chemical mechanical grinding method for patterning of the gate electrode 3 in the 12th embodiment.

[0165] Next, the manufacture technique of the memory cell of the non-volatile memory concerning the 12th embodiment form of this invention is explained using the Fig. 110 to the Fig. 118 . As first shown in Fig. 110, the photoresist pattern 27 is formed except the field in which the channel field 25 is formed on the n-type-semiconductor substrate 19.

And as shown in Fig. 111, a level difference 26 is formed by etching the n-type-semiconductor substrate 19 by the RIE method.

[0166] Next, as shown in Fig. 112, the small silicon nitride of charge store capacity is deposited all over n-type-semiconductor substrate 19, and the about 10nm 1st gate insulator layer 13 is formed.

Deposition of the small silicon nitride of charge store capacity is performed for example, by the JVD method.

A silicon oxide is deposited by CVD after 1st gate insulator layer 13 formation, and the about 5-10nm 2nd gate insulator layer 14 is formed.

Then, the small silicon nitride of charge store capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

Furthermore, the about 50-500nm polycrystal silicon layer 28 which doped n type or p type impurity by the LPCVD method all over n-type-semiconductor substrate 19 is deposited.

[0167] Next, as shown in Fig. 113, the gate electrode 3 is formed by embedding the polycrystal silicon layer 19 by the chemical mechanical polishing technique. In addition, wet etching usually removes the 1st gate insulator layer 13, the 2nd gate insulator layer 14, and the 3rd gate insulator layer 15 which remain on the n-type-semiconductor substrate 19.

[0168] Next, as shown in Fig. 114, the space 17 for charge accumulation layer formation is formed.

This space 17 is formed by reaching 1st gate oxide-film 13 and carrying out wet etching of the edge of the 2nd gate insulator layer 14 alternatively rather than the 3rd gate insulator layer 15 using the etching reagent with the large etch rate of the 2nd gate insulator layer 14.

What is necessary is just to use for example, a fluoric acid system as an etching reagent with the 12th embodiment form of this invention, since it reaches 1st gate oxide-film 13, the 3rd gate insulator layer 15 is constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from a silicon oxide.

Moreover, you may form the space 17 for charge accumulation layer formation by the plasma dry etching method using the gas which changes to the wet etching method which used the etching reagent, and contains HF gas.

[0169] Next, as shown in Fig. 115, it deposits so that the space 17 for charge accumulation layer formation may be completely embedded in the high silicon nitride 18 of charge store capacity by the LPCVD method all over n-type-semiconductor substrate 19.

And as shown in Fig. 116, anisotropic etching by RIE is performed to the n-type-semiconductor substrate 19 whole surface, and the charge accumulation layers 4a and 4b which consisted of a high silicon nitride of charge store capacity are formed.

[0170] Next, as shown in Fig. 117, after forming an oxide film 16 all over n- type semiconductor substrate 19, p- type diffusion layer 20 of low impurity concentration is formed. It forms by activating the impurity which p- type diffusion layer 20 used the gate electrode 3 as the mask with ion-implantation technique, poured in p type impurity, and was poured in with subsequent heat treatment.

[0171] Next, as shown in Fig. 118, after forming the sidewall spacer 9 in the side attachment wall of the gate electrode 3, p+ type diffusion layer 21 of high impurity concentration is formed. The p+ type diffusion layer 21 is formed by pouring p type impurity using used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technique, and by activating the poured impurity with heat treatment.

[0172] Next, the thing for which high-melting point metal membranes, such as a tungsten, titanium, and cobalt, are deposited by CVD or the spatter all over the n-type-semiconductor substrate 19, then the n-type-semiconductor substrate 19 is heat-treated in an inert atmosphere. Thereafter the electric conduction layer 12 which consists of a refractory-metal silicide is formed on each surface of the gate electrode 3 and p+ type diffusion layer 21.

After electric conduction layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in Fig. 109 will be completed.

[0173] In addition, although illustration is not carried out, it passes through usual CMOS manufacturing processes, such as a layer insulation layer formation process, a contact hole formation process, a wiring formation process, and a passivation layer formation process, one by one after memory cell structure completion of Fig. 109, and a final nonvolatile memory cell is completed.

[0174] (13th Embodiment Form) Next, the 13th embodiment form of this invention is explained. With the embodiment of the above-mentioned 1st to the 12th above-mentioned embodiment, sufficient study to improvement in the speed of transistors other than a memory cell was not made.

On the other hand, as structure of a high-speed CMOS transistor, by forming the notch on concave between a gate electrode and a source drain diffusion layer, the capacity between a gate electrode and a diffusion layer is reduced, and the attempt, which accelerates the logic gate, is made (T.Ghani et al., IEDM99, and p415).

In this 13th embodiment form, this structure is used for nonvolatile semiconductor memory, and enables large improvement in the speed of the semiconductor device that contains the usual transistor which does not have a memory and usual nonvolatile semiconductor memory.

[0175] Fig. 119 is a cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 13th embodiment form of this invention.

This memory cell consists of an n type MOS transistor. With the memory cell structure of the nonvolatile semiconductor memory concerning the 13th embodiment form of this invention, the gate electrode 3 is formed in the surface of the p type semiconductor substrate 1 through the 1st gate insulator layer 13.

A concavity is prepared in the ends of the gate electrode 3, and the charge accumulation layer 4 (4a, 4b) is formed in each concavity.

The oxide film 30 is formed between the charge accumulation layer 4 and the gate electrode 3.

The sidewall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16, and n- type diffusion layer 10 of the low impurity concentration which touches a channel field, and n+ type diffusion layer 11 of the high impurity concentration located in the outside of this n-type diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of this sidewall spacer 9.

The electric conduction layer 12 is formed in each surface of the gate electrode 3 and n+ type diffusion layer 11.

[0176] The memory cell of the non-volatile memory concerning the 13th embodiment form of this invention has LDD structure which constituted the source field and the drain field from an n- type diffusion layer 10 of low impurity concentration, and an n+ type diffusion layer 11 of high impurity concentration. And the charge accumulation layer 4 (4a, 4b) is formed in the both ends of the gate electrode 3. An electron is accumulated to these two charge accumulation layers 4a and 4b. The store status are four possibility

- (1) Neither charge accumulation layer 4a nor 4b is accumulating the electron,
- (2) only charge accumulation layer 4a is accumulating the electron, the status that only
- (3) only charge accumulation layer 4b is accumulating the electron
- (4) Both charge accumulation layers 4a and 4b are accumulating the electron.

The amount of the change of threshold potential produced by the existence of the electron held at these two charge accumulation layers 4a and 4b is made to correspond to a storage information "00", "01", "10", and "11."

Moreover, with this memory cell structure, since the charge accumulation layer 4 is located in the upper part of a channel field edge, the threshold voltage of a channel field center section is decided only by impurity concentration of a channel field, and it does not depend for it on the store status of the electron of the charge accumulation layer 4.

Therefore, the fault deletion (over-erase) by the excess and deficiency of the electron of the charge accumulation layer 4 is prevented, and the poor leakage which originates in a fault deletion by that cause, a poor program, and poor read-out must have been produced.

Moreover, the leakage current between a source field and a drain field can be suppressed only by the gate voltage, and can realize highly reliable non-volatile memory.

What is necessary is for the charge accumulation layer 4 just to consist of a high silicon nitride of the charge store capacity by CVD.

It is because the charge hold property of being hard to receive influence in the membranous quality of a lower insulator layer can be acquired by accumulating an electron to the dispersed charge trapping level of a silicon nitride.

Moreover, if constituted from a silicon layer and a polycrystal silicon layer, it can manufacture cheaply.

If the 1st gate insulator layer 13 is furthermore constituted from a silicon nitride (Si3N4 layer) which has the dielectric constant of an about 2 times of a silicon oxide (SiO2 layer), a silicon-oxide conversion thickness can stabilized and the very thin gate insulator layer which is from about 4nm to 11nm can be realized.

For example, since the real thickness in 5nm of the silicon nitride whose silicon-oxide conversion thickness is about 10nm, the induction of the direct tunnel (DT) injection is not carried out.

Therefore, the voltage at the time of an electronic injection extraction operation is reduced in low-battery, and not only miniaturization of a memory cell but miniaturization of a circumference high-voltage operation element of it is attained.

[0177] Although n- type diffusion layer 10 is established for the purpose of the pressure-proof enhancement in a source field and a drain field and LDD structure is constituted from a memory

cell of the non-volatile memory concerning the 13th embodiment form of this invention, a source field and a drain field may consist of single drain structure and double drain structure.

[0178] Next, an operation of the non-volatile memory concerning the 13th embodiment form of this invention is explained using the Fig. 120 and the Fig. 121. Fig. 120 is a cross section of the non-volatile memory explaining a write-in operation. Fig. 121 is a cross section of the non-volatile memory explaining a deletion operation.

The memory cell of the Fig. 120 and the Fig. 121 consists of an n type MOS transistor.

As shown in Fig. 120, at the time of the writing of a memory cell, voltage of about 6-8V is impressed to gate G, voltage of about 4-5V is impressed to drain D, respectively, and source S is grounded.

Thus, a voltage is impressed and an electron is poured into charge accumulation layer 4b by the side of a drain field by the channel thermo electron (CHE). What is necessary is just to replace with the above the voltage impressed to drain D and each source S, in pouring an electron into charge accumulation layer 4b by the side of a source field.

On the other hand, as shown in Fig. 121, a deletion of a memory cell impresses a negative voltage (at least -5V) to gate G, and is performed by Fig. out an electron from the charge accumulation layers 4a and 4b using a Fowler Nordheimt (FN) type tunnel current.

Moreover, when two or more memory cells share gate G, an electron can be simultaneously drawn out from those memory cells. In this case, source S and drain D should just be taken as the p type semiconductor substrate 1 and this potential.

Moreover, it is also possible to impress the right voltage different from the potential of the p type semiconductor substrate 1 to a drain electrode, and to draw out an electron for a source electrode only from floating potential (Floating), then charge accumulation layer 4b by the side of a drain electrode.

What is necessary is to impress a right voltage to a source electrode, in drawing out an electron only from charge accumulation layer 4a by the side of a source electrode, and just to let a drain electrode be floating potential.

[0179] Moreover, although illustration is not carried out, read-out of a memory cell is performed by detecting the read-out current flowing between source S and drain D.

It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the store status of the charge accumulation layers 4a and 4b.

To which a bias shall be carried out between source S and drain D should just choose the direction where the modulation of current transfer characteristics appears notably.

According to four store status of the charge accumulation layers 4a and 4b, four different current transfer characteristics are obtained and, thereby, the information for 2 bits can be memorized in one cell.

[0180] Next, the operation of the non-volatile memory concerning the 13th embodiment form of this invention which consists of a p type MOS transistor is explained using the Fig. 122 and the Fig. 123.

Fig. 122 is a cross section of the non-volatile memory explaining a write-in operation.

Fig. 123 is a cross section of the non-volatile memory explaining a deletion operation.

The memory cell of the Fig. 122 and the Fig. 123 consists of a p type MOS transistor.

As shown in Fig. 122, at the time of the writing of a memory cell, about 5V is impressed to gate G, and about -5V is impressed to drain D, respectively, and let source S be floating potential.

Thus, a voltage is impressed, energy is given the electron of the tunnel phenomenon reason between band-bands by the electric field near the drain field, and an electron is poured into charge accumulation layer 4b by the side of a drain field.

What is necessary is just to replace with the above the voltage impressed to drain D and each source S, in pouring an electron into charge accumulation layer 4a by the side of a source field. On the other hand, as shown in Fig. 123, a deletion of a memory cell is carried out by impressing a negative voltage (at least -5V) to gate G and drawing an electron from the charge accumulation layers 4a and 4b using FN current.

Moreover, when two or more memory cells share gate G, an electron can be simultaneously drawn out from those memory cells. In this case, source S and drain D are taken as the n-type-semiconductor substrate 19, this potential, or floating potential.

[0181] Moreover, although illustration is not carried out, read-out of a memory cell is performed by detecting the read-out current flowing between source S and drain D.

It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the store status of the charge accumulation layers 4a and 4b.

To which a bias shall be carried out between source S and drain D should just choose the direction where the modulation of current transfer characteristics appears notably.

According to four store status of the charge accumulation layers 4a and 4b, four different current transfer characteristics are obtained and, thereby, the information for 2 bits can be memorized in one cell.

[0182] In the 13th embodiment form of this invention, the usual MOS transistor as shown in Fig. 124, which does not have a memory, is also realizable.

Because, in this MOS transistor, the charge accumulation layer 4 is arranged only on the source drain field 10 and 11, and is not arranged on the channel field.

For this reason, the conduction property of this MOS transistor is because influence is not received in the hold status of the charge of the charge accumulation layer 4 at all.

Furthermore, by presence of the concavity of the gate electrode 3, the parasitic capacitance between gate-source drains is reduced and it also has the advantageous point that the fast turn around of an MOS transistor becomes possible.

[0183] (14th Embodiment Form) Next, the 14th embodiment form of this invention is explained. The 14th embodiment form serves as the configuration of having made the charge accumulation layer 4 and the sidewall spacer 9 unifying, in the 13th embodiment form of the above.

Fig. 125 is a cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 14th embodiment form of this invention.

This memory cell consists of an n type MOS transistor.

With the memory cell structure of the nonvolatile semiconductor memory concerning the 14th embodiment form of this invention, the gate electrode 3 is formed in the surface of the p type semiconductor substrate 1 through the 1st gate insulator layer 13.

A concavity is prepared in the ends of the gate electrode 3, and the charge accumulation layer 4 (4a, 4b) is formed in each concavity.

The oxide film 30 is formed between the charge accumulation layer 4 and the gate electrode 3.

The sidewall spacer 9 is formed in the side face of the gate electrode 3 through an oxide film 16, and a part of this sidewall spacer 9 constitutes the charge accumulation layer 4. n- type diffusion layer 10 of the low impurity concentration which touches a channel field, and n+ type diffusion layer 11 of the high impurity concentration located in the outside of this n- type diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of the sidewall spacer 9.

The electric conduction layer 12 is formed in each surface of gate electrode 3 and n+ type diffusion layer 11.

[0184] What is necessary is for the 14th embodiment form of this invention just to constitute the sidewall spacer 9 and the charge accumulation layer 4 from the high silicon nitride of the charge store capacity by CVD.

It is because the charge hold property of being hard to receive influence in the film quality of a lower insulator layer can be acquired by accumulating an electron to the dispersed charge trapping level of a silicon nitride.

Moreover, if constituted from a silicon layer and a polycrystal silicon layer, it can manufacture cheaply.

[0185] In the 14th embodiment form of this invention, a usual MOS transistor as shown in Fig.

126 is realizable as well as the 13th embodiment of the above

[0186]

[Effect of the Invention] According to this invention, the structure of the nonvolatile semiconductor memory, which can memorize the information for two or more bits by the easy cellular structure, is realizable.

[0187] According to this invention, the manufacture technique of the nonvolatile semiconductor memory which manufactures the nonvolatile semiconductor memory, which memorizes the information for two or more bits in an easy manufacture process, is realizable.

[0188] According to this invention, the structure of a semiconductor memory containing non-volatile memory capable of electrically writing/deleting and volatile memory capable of high-speed writing in and reading out, is realizable with a simple cell structure.

[0189] According to this invention, the manufacture technique of a semiconductor memory containing non-volatile memory capable of electrically writing/deleting and volatile memory capable of high-speed writing in/reading out, is realizable with simple manufacture process.

[Brief Description of the Drawings]

[Fig. 1] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 2] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 3] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 4] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 5] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 6] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 7] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 8] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 9] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 1st embodiment form of this invention.

[Fig. 10] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.

[Fig. 11] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.

[Fig. 12] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.

- [Fig. 13] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.
- [Fig. 14] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.
- [Fig. 15] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.
- [Fig. 16] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.
- [Fig. 17] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.
- [Fig. 18] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.
- [Fig. 19] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 2nd embodiment form of this invention.
- [Fig. 20] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 4th embodiment form of this invention.
- [Fig. 21] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 4th embodiment form of this invention.
- [Fig. 22] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 4th embodiment form of this invention.
- [Fig. 23] It is the cross section showing the structure of the MOS transistor which constitutes the circumference circuit of the non-volatile memory concerning the 5th embodiment form of this invention.
- [Fig. 24] It is the cross section showing the manufacturing process of the MOS transistor of Fig. 23
- [Fig. 25] It is the cross section showing the manufacturing process of the MOS transistor of Fig. 23.
- [Fig. 26] It is the cross section showing the manufacturing process of the MOS transistor of Fig. 23.
- [Fig. 27] It is the cross section showing the manufacturing process of the MOS transistor of Fig. 23
- [Fig. 28] It is the cross section showing the manufacturing process of the MOS transistor of Fig. 23.
- [Fig. 29] It is the cross section showing the manufacturing process of the MOS transistor of Fig. 23.
- [Fig. 30] It is the cross section showing the manufacturing process of the MOS transistor of Fig. 23.
- [Fig. 31] It is the cross section showing the memory cell structure of the nonvolatile

semiconductor memory carried in the semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 32] It is the cross section showing the memory cell structure of the volatile semiconductor memory carried in the semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 33] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 34] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 35] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 36] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 37] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 38] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 39] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 40] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 41] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 42] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 43] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 44] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 45] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 46] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 47] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 48] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 49] It is the cross section showing the manufacturing process of the memory cell of the

volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 50] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 51] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 52] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 6th embodiment form of this invention.

[Fig. 53] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory carried in the semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 54] It is the cross section showing the memory cell structure of the volatile semiconductor memory carried in the semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 55] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 56] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 57] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 58] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 59] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 60] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 61] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 62] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 63] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 64] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 65] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 66] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 67] It is the cross section showing the manufacturing process of the memory cell of the

volatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 68] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 69] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 70] It is the cross section showing the manufacturing process of the memory cell of the volatile semiconductor memory concerning the 7th embodiment form of this invention.

[Fig. 71] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 72] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 73] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 74] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 75] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 76] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 77] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 78] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 79] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 80] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 81] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 82] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 8th embodiment form of this invention.

[Fig. 83] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 9th embodiment form of this invention.

[Fig. 84] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 9th embodiment form of this invention.

[Fig. 85] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 9th embodiment form of this invention.

[Fig. 86] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 9th embodiment form of this invention.

[Fig. 87] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 9th embodiment form of this invention.

[Fig. 88] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 9th embodiment form of this invention.

[Fig. 89] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 9th embodiment form of this invention.

[Fig. 90] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 91] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 92] It is a cross section explaining an operation of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 93] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 94] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 95] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 96] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 97] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 98] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 99] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 100] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 101] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 10th embodiment form of this invention.

[Fig. 102] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 11th embodiment form of this invention.

[Fig. 103] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 11th embodiment form of this invention.

[Fig. 104] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 11th embodiment form of this invention.

[Fig. 105] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 11th embodiment form of this invention.

[Fig. 106] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 11th embodiment form of this invention.

[Fig. 107] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 11th embodiment form of this invention.

[Fig. 108] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 11th embodiment form of this invention.

[Fig. 109] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 110] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 111] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 112] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 113] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 114] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 115] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 116] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 117] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 118] It is the cross section showing the manufacturing process of the memory cell of the nonvolatile semiconductor memory concerning the 12th embodiment form of this invention.

[Fig. 119] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 13th embodiment form of this invention.

[Fig. 120] It is a cross section explaining the operation of the nonvolatile semiconductor memory concerning the 13th embodiment form of this invention which consisted of an n type MOS transistor.

[Fig. 121] It is a cross section explaining the operation of the nonvolatile semiconductor memory concerning the 13th embodiment form of this invention which consisted of an n type MOS transistor.

[Fig. 122] It is a cross section explaining the operation of the nonvolatile semiconductor memory concerning the 13th embodiment form of this invention which consisted of a p type MOS

transistor.

[Fig. 123] It is a cross section explaining the operation of the nonvolatile semiconductor memory concerning the 13th embodiment form of this invention which consisted of a p type MOS transistor.

[Fig. 124] It is the cross section showing the structure of the MOS transistor which has the same gate structure as the memory cell of the nonvolatile semiconductor memory concerning the 13th embodiment form of this invention.

[Fig. 125] It is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the 14th embodiment form of this invention.

[Fig. 126] It is the cross section showing the structure of the MOS transistor which has the same gate structure as the memory cell of the nonvolatile semiconductor memory concerning the 14th embodiment form of this invention.

[Description of Notations]

- 1 P Type Semiconductor Substrate
- 2 Gate Insulator Layer
- 3 Gate Electrode (1st Gate Electrode)
- 4 Charge Accumulation Layer
- 5 1st Oxide Film
- 6 Nitride
- 7 2nd Oxide Film
- 8 2nd Gate Electrode
- 9 Sidewall Spacer
- 10 N- Type Diffusion Layer
- 11 N+ Type Diffusion Layer
- 12 Electric Conduction Layer
- 13 1st Gate Insulator Layer
- 14 2nd Gate Insulator Layer
- 15 3rd Gate Insulator Layer
- 16 Oxide Film
- 17 Space for Charge Accumulation Layer Formation
- 18 Silicon Nitride
- 19 N-type-Semiconductor Substrate
- 20 P- Type Diffusion Layer
- 21 P+ Type Diffusion Layer
- 22, 27 Photoresist (photoresist pattern)
- 23 Tunnel Insulator Layer
- 24 4th Gate Insulator Layer
- 25 Channel Field
- 26 Level Difference
- 28 Polycrystal Silicon Layer

PATENT ABSTRACTS OF JAPAN

(11) Publication number:

2001-156188

(43) Date of publication of application: 08.06.2001

(51)Int.CI.

H01L 21/8247

H01L 29/788

H01L 29/792

H01L 21/8242

H01L 27/108

H01L 27/115

H01L 27/10

(21)Application number: 2000-057642

(71)Applicant: TOSHIBA CORP

(22)Date of filing:

02.03.2000

(72)Inventor: YOSHIKAWA KUNIYOSHI

(30)Priority

Priority number: 11060751

Priority date: 08.03.1999

Priority country: JP

11262717 16.09.1999


JP

(54) SEMICONDUCTOR STORAGE DEVICE AND METHOD FOR MANUFACTURING THE SAME

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a nonvolatile semiconductor storage device for storing information for plural bits, using a simple cell structure.

SOLUTION: In this new structure of a nonvolatile semiconductor storage device for storing information for plural bits, the edge part of a gate electrode is provided with a charge-storing layer 4 for storing electrons. Thus, information on plural bits can be stored by storing the electrons in the charge storage layer 4.



LEGAL STATUS

[Date of request for examination]

25.03.2003

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] A non-volatile semiconductor memory characterized by providing the following. The 1st gate electrode arranged through a gate insulator layer on a principal plane of a semiconductor substrate this -- a charge accumulation layer arranged on the side of the 1st gate electrode The 2nd gate electrode arranged through said charge accumulation layer on the side of said 1st gate electrode A conductive layer which connects electrically said 1st gate electrode and said 2nd gate electrode

[Claim 2] A manufacture method of a non-volatile semiconductor memory characterized by to include at least a process which forms a conductive layer which connects electrically a process which forms the 1st gate electrode through a gate insulator layer on a principal plane of a semiconductor substrate, a process which carries out sequential formation of a charge accumulation layer and the 2nd gate electrode on the side of said 1st gate electrode, and said 1st gate electrode and said 2nd gate electrode.

[Claim 3] A non-volatile semiconductor memory characterized by having a gate insulator layer which has been arranged on a principal plane of a semiconductor substrate, and which consists of the 1st, 2nd, and 3rd insulator layers, a charge accumulation layer arranged at the edge of said 2nd insulator layer, and a gate electrode arranged on said gate insulator layer.

[Claim 4] A process which forms a gate insulator layer which carries out sequential formation of the 1st, 2nd, and 3rd insulator layers, and consists of these 1st, 2nd, and 3rd insulator layers on a principal plane of a semiconductor substrate, After depositing a gate electrode component on the upper part of this gate insulator layer, this gate electrode component and a gate insulator layer by carrying out patterning A manufacture method of a non-volatile semiconductor memory characterized by including at least a process which forms a gate electrode, a process which removes an edge of said 2nd insulator layer selectively, and forms space, and a process which forms a charge accumulation layer in this space [Claim 5] A semiconductor memory characterized by providing the following, the 1st lower insulator layer arranged on a principal plane of a semiconductor substrate -- this -- the 1st medium insulator layer arranged in the upper part of a center of the 1st lower insulator layer -- the 1st up insulator layer arranged in the upper part of the 1st charge accumulation layer arranged in the upper part of an edge of said 1st lower insulator layer, said 1st medium insulator layer, and the 1st charge accumulation layer -- and -- this -- a non-volatile semiconductor memory which has the 1st gate electrode arranged in the upper part of the 1st up insulator layer The 2nd lower insulator layer which has been arranged on a principal plane of said semiconductor substrate and which consists of the same material as said 1st medium insulator layer, a principal plane top of said semiconductor substrate -- and -- this -- an ultra-thin insulator layer arranged to ends of the 2nd lower insulator layer -- The 2nd charge accumulation layer which has been arranged in the upper part of this ultra-thin insulator layer and which consists of the same material as said 1st charge accumulation layer, the 2nd up insulator layer which consists of the same material as said 1st up insulator layer arranged in the upper part of said 2nd lower insulator layer and the 2nd charge accumulation layer -- and -- this -- an volatile semiconductor memory which has the 2nd gate electrode arranged in the upper part of the 2nd up insulator layer [Claim 6] A semiconductor memory characterized by providing the following, the 1st lower insulator layer arranged on

a principal plane of a semiconductor substrate -- this -- the 1st medium insulator layer arranged in the upper part of a center of the 1st lower insulator layer -- the 1st up insulator layer arranged in the upper part of the 1st charge accumulation layer arranged in the upper part of an edge of said 1st lower insulator layer, said 1st medium insulator layer, and the 1st charge accumulation layer -- this -- a non-volatile semiconductor memory which has the 1st gate electrode arranged in the upper part of the 1st up insulator layer the 2nd charge accumulation layer which consists of the same material as said 1st charge accumulation layer arranged on an ultra-thin insulator layer arranged on a principal plane of said semiconductor substrate, and this ultra-thin insulator layer -- this -- the 2nd up insulator layer arranged on the 2nd charge accumulation layer -- this -- an volatile semiconductor memory which has the 2nd gate electrode http://www4.ipdl.jpo.go.jp/cgi-bin/tran_web_cgi_ejje?u=http%3A%2F%2Fwww4.ipdl.jpo.go.jp%2FTokuj... 3/18/2004

arranged on the 2nd up insulator layer

[Claim 7] a lower insulator layer [which has been arranged on a principal plane of a semiconductor substrate 1, and principal plane top of said semiconductor substrate -- and the volatile semiconductor memory characterized by to have an up insulator layer arranged in the upper part of an ultra-thin insulator layer arranged to ends of this lower insulator layer, a charge accumulation layer arranged in the upper part of this ultra-thin insulator layer, and a said lower insulator layer and a charge accumulation layer, and a gate electrode arranged in the upper part of this up insulator layer. [Claim 8] An volatile semiconductor memory characterized by having an ultra-thin insulator layer arranged on a principal plane of a semiconductor substrate, a charge accumulation layer arranged on this ultra-thin insulator layer, an insulator layer arranged on this charge accumulation layer, and a gate electrode arranged on this insulator layer. [Claim 9] A process which forms the 1st insulator layer in a part on a principal plane of a semiconductor substrate, the upper part of this 1st insulator layer, and a principal plane of said semiconductor substrate a part A process which carries out sequential formation of the 2nd and 3rd insulator layers except, By process which deposits a gate electrode component on the upper part of this 3rd insulator layer, and carrying out patterning of this gate electrode component, said 3rd insulator layer, said 2nd insulator layer, and the 1st insulator layer By process which forms the 1st gate electrode, and carrying out patterning of said gate electrode component, said 3rd insulator layer, and the 2nd insulator layer a process which forms the 2nd gate electrode -- this -- a manufacture method of a semiconductor memory characterized by including at least a process which removes selectively an edge of the 2nd insulator layer of both 1st and 2nd gate electrodes, and forms space, and a process which forms a charge accumulation layer in this space. [Claim 10] A process which carries out sequential formation of the 1st, 2nd, and 3rd insulator layers on a principal plane of a semiconductor substrate characterized by providing the following, a process which forms the 1st gate electrode by carrying out patterning of this gate electrode component, said 3rd insulator layer, said 2nd insulator layer, and the 1st insulator layer after depositing the 1st gate electrode component on the upper part of this 3rd insulator layer -- this -- the 1st gate electrode formation process, simultaneously a process performed A process which forms the 2nd gate electrode formation field in a part of principal plane of said semiconductor substrate by removing said gate electrode component, said 3rd insulator layer, said 2nd insulator layer, and the 1st insulator layer A process which removes selectively an edge of the 2nd insulator layer of said 1st gate electrode, and forms space A process which forms an ultra-thin insulator layer on a principal plane of said semiconductor substrate After depositing a material which constitutes a charge accumulation layer on a principal plane of said semiconductor substrate, this charge accumulation layer component by carrying out anisotropic etching On a process which forms a charge accumulation layer in space of said 1st gate electrode, and a principal plane of said semiconductor substrate after depositing the 4th insulator layer and the 2nd gate electrode component -- this -- a process which forms the 2nd gate electrode by carrying out patterning of the 2nd gate electrode component, said 4th insulator layer, said charge accumulation layer component, and ultra-thin insulator layer [Claim 11] A non-volatile semiconductor memory characterized by having a gate insulator layer which has been arranged on a principal plane of said semiconductor substrate containing heights arranged on a principal plane of a semiconductor substrate, and these heights, and which consists of the 1st, 2nd, and 3rd insulator layers, a charge accumulation layer arranged at the edge of said 2nd insulator layer, and a gate electrode arranged on said gate insulator

[Claim 12] A process which forms a gate insulator layer which carries out sequential formation of the 1st, 2nd, and 3rd insulator layers, and consists of these 1st, 2nd, and 3rd insulator layers on a principal plane of a process which forms heights on a principal plane of a semiconductor substrate, and said semiconductor substrate containing these heights, After depositing a gate electrode component on the upper part of this gate insulator layer, this gate electrode component and a gate insulator layer by carrying out patterning A manufacture method of a non-volatile semiconductor memory characterized by including at least a process which forms a gate electrode, a process which removes an edge of said 2nd insulator layer selectively, and forms space, and a process which forms a charge accumulation layer in this space. [Claim 13] A non-volatile semiconductor memory characterized by having a gate insulator layer which has been arranged on a principal plane of said semiconductor substrate containing heights arranged on a principal plane of a semiconductor substrate, and these heights, and which consists of the 1st and 2nd insulator layers, a charge accumulation layer arranged between these 1st and 2nd insulator layers, and a gate electrode arranged on said gate insulator layer.

[Claim 14] A manufacture method of a non-volatile semiconductor memory characterized by including at least a process which forms heights on a principal plane of a semiconductor substrate, a process which carries out sequential formation of the 1st insulator layer, a charge accumulation layer component, and the 3rd insulator layer on a principal plane of said semiconductor substrate containing these heights, and a process which forms a gate electrode by carrying out patterning of this 1st insulator layer, a charge accumulation layer component, and the 3rd insulator layer.

[Claim 15] A non-volatile semiconductor memory characterized by having a gate insulator layer which has been arranged on a principal plane of said semiconductor substrate including a crevice arranged on a principal plane of a semiconductor substrate, and this crevice, and which consists of the 1st, 2nd, and 3rd insulator layers, a charge accumulation layer arranged at the edge of said 2nd insulator layer, and a gate electrode arranged on said gate insulator layer.

[Claim 16] A process which forms a gate insulator layer which carries out sequential formation of the 1st, 2nd, and 3rd insulator layers, and consists of these 1st, 2nd, and 3rd insulator layers on a principal plane of a process which forms a crevice on a principal plane of a semiconductor substrate, and said semiconductor substrate including this crevice. After depositing a gate electrode component on the upper part of this gate insulator layer, this gate electrode component and a gate insulator layer by carrying out patterning A manufacture method of a non-volatile semiconductor memory characterized by including at least a process which forms a gate electrode, a process which removes an edge of said 2nd insulator layer selectively, and forms space, and a process which forms a charge accumulation layer in this space. [Claim 17] A non-volatile semiconductor memory characterized by having a gate insulator layer which has been arranged on a principal plane of said semiconductor substrate including a crevice arranged on a principal plane of a semiconductor substrate, and this crevice, and which consists of the 1st and 2nd insulator layers, a charge accumulation layer arranged between these 1st and 2nd insulator layers, and a gate electrode arranged on said gate insulator layer. [Claim 18] A manufacture method of a non-volatile semiconductor memory characterized by including at least a process which forms a crevice on a principal plane of a semiconductor substrate, a process which carries out sequential formation of the 1st insulator layer, a charge accumulation layer component, and the 3rd insulator layer on a principal plane of said semiconductor substrate containing these heights, and a process which forms a gate electrode by carrying out patterning of this 1st insulator layer, a charge accumulation layer component, and the 3rd insulator layer. [Claim 19] A process which forms a gate insulator layer which carries out sequential formation of the 1st, 2nd, and 3rd insulator layers, and consists of these 1st, 2nd, and 3rd insulator layers on a principal plane of a process which forms a crevice on a principal plane of a semiconductor substrate, and said semiconductor substrate including this crevice, After depositing a gate electrode component on the upper part of this gate insulator layer, this gate electrode component by removing by chemical mechanical polishing method A manufacture method of a non-volatile semiconductor memory characterized by including at least a process which forms a gate electrode embedded in said crevice, a process which removes an edge of said 2nd insulator layer selectively, and forms space, and a process which forms a charge accumulation layer in this space.

[Claim 20] A process which forms a crevice on a principal plane of a semiconductor substrate, and a process which carries out sequential formation of the 1st insulator layer, a charge accumulation layer component, and the 3rd insulator layer on a principal plane of said semiconductor substrate including this crevice, A manufacture method of a non-volatile semiconductor memory characterized by including at least a process which forms a gate electrode embedded in said crevice by removing this gate electrode component by chemical mechanical polishing method after depositing a gate electrode component on the upper part of this 3rd insulator layer.

[Claim 21] A non-volatile semiconductor memory characterized by having a gate electrode arranged through a gate insulator layer on a principal plane of a semiconductor substrate, a crevice arranged at the edge of this gate electrode, and a charge accumulation layer arranged through an insulator layer in this crevice at the upper part of both a channel field and a source drain field.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention] [0001]

[The technical field to which invention belongs] This invention relates to the semiconductor memory which wrote in electrically, wrote in an eliminable non-volatile semiconductor memory and its manufacture method, and a high speed, and loaded together the volatile semiconductor memory which can be read, its manufacture method and the non-volatile semiconductor memory, and the volatile semiconductor memory on the same chip, and its manufacture method. [0002]

[Description of the Prior Art] By nonvolatile memory, such as the conventional EEPROM (Electrically Erasable and Programmable Read Only Memory), the information for 1 bit is memorized in one cel by realizing two thresholds which are different in one cel. On the other hand, for memory densification, four or more thresholds are given to one cel, and the technology of memorizing the above information in one cel by 2 bits is proposed (M.Bauer et al., ISSCC95, p.132). However, in order to realize this technology, the charge maintenance reliability more than before is required of exact control of threshold voltage, the exact detection for a small change of threshold voltage, and a pan. Therefore, with this technology, the engine performance equivalent to the former cannot actual necessarily be obtained. Moreover, this technology also has the problem that the manufacture yield is low. For this reason, the cellular structure which memorizes the information for two or more bits by accumulating a charge in two or more physically different locations is newly proposed (B.Eitan et al, IEDM96, p169, Fig6). Moreover, the structure of establishing a charge accumulation layer in the side attachment wall of a gate electrode is proposed by this invention person as the cellular structure of resemblance in it before (United States Patent number No. 4881108). However, the manufacturing process of these cellular structures is very complicated, and has the problem that the controllability of a channel field is not enough, either.

[0003] The need of writing in electrically from the demand of the system-on-chip of these days on the other hand, writing in eliminable nonvolatile memory and an eliminable high speed, and realizing volatile memory which can be read on the same chip is increasing. The demand of the nonvolatile memory which has floating-gate structures, such as EEPROM and a flash memory, especially, and VLSI consolidated with the dynamic RAM in which high-speed operation is possible is increasing rapidly. However, the memory cell of a dynamic RAM in recent years is becoming the very complicated three-dimensional structures, such as trench structure and stack structure. For this reason, if it is going to load together floating-gate mold nonvolatile memory and a dynamic RAM, from the difference in that memory cell structure, a manufacture process will be complicated and a mask routing counter will also increase. Therefore, the manufacturing cost of the mixed-loading chip will become very big.

[0004] If the memory cell of a dynamic RAM is realized using the memory cell structure of the nonvolatile memory of a floating-gate mold, it is possible for a manufacture process to be simplified by communalization of the cellular structure and to reduce a manufacturing cost by it. However, it is difficult to realize the high-speed writing which is the feature of a dynamic RAM in the communalized memory cell.

[0005]

[Problem(s) to be Solved by the Invention] This invention is accomplished in view of the above-mentioned situation, and aims at offering the structure of a non-volatile semiconductor memory where the information for two or more bits is memorizable by the easy cellular structure.

[0006] Other objects of this invention are offering the manufacture method of a non-volatile semiconductor memory of manufacturing the non-volatile semiconductor memory which memorizes the information for two or more bits in an easy manufacture process.

[0007] The object of further others of this invention is offering the structure of the semiconductor memory which wrote

in electrically by the easy cellular structure and loaded together eliminable nonvolatile memory and the volatile memory in which read-out write-in [high-speed] is possible.

[0008] The object of further others of this invention is offering the manufacture method of the semiconductor memory which wrote in electrically in the easy manufacture process and loaded together eliminable nonvolatile memory and the volatile memory in which read-out write-in [high-speed] is possible.

[0009]

[Means for Solving the Problem] In order to attain the above-mentioned object, the 1st feature of this invention The 1st gate electrode arranged through a gate insulator layer on a principal plane of a semiconductor substrate, A charge accumulation layer is minded on a charge accumulation layer arranged on the side of the 1st gate electrode, and the side of the 1st gate electrode. It is the non-volatile semiconductor memory which possesses a conductive layer which connects electrically the 2nd arranged gate electrode, and the 1st gate electrode and the 2nd gate electrode at least. [0010] The 2nd feature of this invention is the non-volatile semiconductor memory which possesses at least a gate insulator layer which has been arranged on a principal plane of a semiconductor substrate, and which consists of the 1st, 2nd, and 3rd insulator layers, a charge accumulation layer arranged at the edge of the 2nd insulator layer, and a gate electrode arranged on a gate insulator layer.

[0011] The 3rd feature of this invention is a semiconductor memory consolidated with a non-volatile semiconductor memory and an volatile semiconductor memory. A non-volatile semiconductor memory The 1st lower insulator layer arranged on a principal plane of a semiconductor substrate, and the 1st medium insulator layer arranged in the upper part of a center of the 1st lower insulator layer, The 1st up insulator layer arranged in the upper part of the 1st charge accumulation layer arranged in the upper part of an edge of the 1st lower insulator layer, and the 1st medium insulator layer and the 1st charge accumulation layer, The 1st gate electrode arranged in the upper part of the 1st up insulator layer is provided at least. An volatile semiconductor memory The 1st medium insulator layer and the 2nd lower insulator layer which consists of the same material arranged on a principal plane of a semiconductor substrate, On a principal plane of a semiconductor substrate, and an ultra-thin insulator layer arranged to ends of the 2nd lower insulator layer, The 1st charge accumulation layer and the 2nd charge accumulation layer which consists of the same material arranged in the upper part of an ultra-thin insulator layer, The 2nd gate electrode arranged in the upper part of the 1st up insulator layer and the 2nd up insulator layer which consists of the same material arranged in the upper part of the 2nd lower insulator layer and the 2nd charge accumulation layer, and the 2nd up insulator layer is provided at least. [0012] The 4th feature of this invention is a semiconductor memory consolidated with a non-volatile semiconductor memory and an volatile semiconductor memory. A non-volatile semiconductor memory The 1st lower insulator layer arranged on a principal plane of a semiconductor substrate, and the 1st medium insulator layer arranged in the upper part of a center of the 1st lower insulator layer, The 1st up insulator layer arranged in the upper part of the 1st charge accumulation layer arranged in the upper part of an edge of the 1st lower insulator layer, and the 1st medium insulator layer and the 1st charge accumulation layer, The 1st gate electrode arranged in the upper part of the 1st up insulator layer is provided at least. An volatile semiconductor memory The 1st charge accumulation layer and the 2nd charge accumulation layer which consists of the same material arranged on an ultra-thin insulator layer arranged on a principal plane of a semiconductor substrate, and an ultra-thin insulator layer, The 2nd gate electrode arranged on the 2nd up insulator layer arranged on the 2nd charge accumulation layer and the 2nd up insulator layer is provided at least. [0013] The 5th feature of this invention is the non-volatile semiconductor memory which possesses at least a gate insulator layer which has been arranged on a principal plane of a semiconductor substrate including heights or a crevice arranged on a principal plane of a semiconductor substrate, and heights or a crevice, and which consists of the 1st, 2nd, and 3rd insulator layers, a charge accumulation layer arranged at the edge of the 2nd insulator layer, and a gate electrode arranged on a gate insulator layer.

[0014] The 6th feature of this invention is the non-volatile semiconductor memory which possesses at least a gate insulator layer which has been arranged on a principal plane of a semiconductor substrate including heights or a crevice arranged on a principal plane of a semiconductor substrate, and heights or a crevice, and which consists of the 1st and 2nd insulator layers, a charge accumulation layer arranged between the 1st and 2nd insulator layers, and a gate electrode arranged on a gate insulator layer.

[0015] ** is provided for a charge accumulation layer arranged through an insulator layer in a gate electrode with which the 7th feature of this invention has been arranged through a gate insulator layer on a principal plane of a semiconductor substrate, a crevice arranged at the edge of a gate electrode, and a crevice at least, and it is the non-volatile semiconductor memory with which a charge accumulation layer is arranged in the upper part of both a channel field and a source drain field.

[0016]

[Embodiment of the Invention] With reference to a drawing, the gestalt of operation of this invention is explained below. In the publication of the following drawings, the sign of identically the same into a similar portion or resemblance is attached. However, a drawing is typical and it should care about that the ratio of the relation between thickness and a flat-surface size and the thickness of each class etc. differs from an actual thing. Therefore, concrete thickness and a concrete size should be judged in consideration of the following explanation. Moreover, of course, the portion from which the relation and the ratio of a mutual size differ also in between drawings is contained. [0017] (Gestalt of the 1st operation) Drawing 1 is the cross section showing the memory cell structure of the nonvolatile semiconductor memory concerning the gestalt of operation of the 1st of this invention. This memory cell consists of n mold MOS transistors. With the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 1st of this invention, the 1st gate electrode 3 is formed in the front face of the p type semiconductor substrate 1 through the gate insulator layer 2, and the charge accumulation layer 4 (4a, 4b) is established in the both-sides side of the 1st gate electrode 3. This charge accumulation layer 4 has the laminated structure, the 1st oxide film 5 and the 2nd layer consist of nitrides 6, and the 3rd layer consists of the 2nd oxide film 7 for the 1st layer. Furthermore, the 2nd gate electrode 8 is formed in the upper part of the charge accumulation layer 4. The sidewall spacer 9 is formed in the side of the charge accumulation layer 4, and n-mold diffusion layer 10 of the low high impurity concentration which touches a channel field, and n+ mold diffusion layer 11 of the high high impurity concentration located in the outside of this n-mold diffusion layer 10 are formed in the p type semiconductor substrate 1 of the lower part of this sidewall spacer 9. the 1st gate electrode 3, the charge accumulation layer 4, the 2nd gate electrode 8, and n+ mold diffusion layer 11 -- a conductive layer 12 is formed in each front face. The 1st gate electrode 3 and the 2nd gate electrode 8 are electrically connected through this conductive layer 12.

[0018] The memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 1st of this invention has the LDD (Lightly doped drain) structure which constituted the source field and the drain field from an n-mold diffusion layer 10 of low high impurity concentration, and an n+ mold diffusion layer 11 of high high impurity concentration. And the charge accumulation layer 4 is formed in the both-sides side of the 1st gate electrode 3, and a changed part of the threshold voltage produced by the existence of the electron held at the nitride 6 of these two charge accumulation layers 4 is made to correspond to "00" of storage information, "01", "10", and "11." Furthermore, the 2nd gate electrode 8 is formed in the upper part of the charge accumulation layer 4, by carrying out electrical installation of this 2nd gate electrode 8 to the 1st gate electrode 3, the controllability of a channel field is raised and detection for threshold voltage change is made easy.

[0019] Next, actuation of the nonvolatile memory concerning the gestalt of operation of the 1st of this invention is explained using drawing 2 thru/or drawing 4. Drawing 2 is the cross section of the nonvolatile memory explaining write-in actuation. <u>Drawing 3</u> is the cross section of the nonvolatile memory explaining read-out actuation. <u>Drawing 4</u> is the cross section of the nonvolatile memory explaining elimination actuation. As shown in drawing 2, at the time of the writing of a memory cell, high tension (-10 V) is impressed to Gate G, and the source S which applies high tension (-8 V) to the drain D close to charge accumulation layer 4b which accumulates an electron simultaneously, and does not approach is grounded. Thus, if voltage is impressed, a channel thermoelectron (Channel Hot Electron) will be generated and this thermoelectron will be captured by the nitride 6 of charge accumulation layer 4b. Charge accumulation layer 4b's capture of an electron changes the threshold voltage of a cel transistor. Read-out of a memory cell is performed by detecting a changed part of threshold voltage. As shown in drawing 3, voltage 5V are added to Gate G, voltage 3V are simultaneously impressed to Drain D, and, specifically, the difference of the amount of current is detected with a sense amplifier. Moreover, as shown in drawing 4, elimination of a memory cell impresses positive voltage (-9 V) to the drain D which impresses negative voltage (- -6 V) to Gate G, and approaches charge accumulation layer 4b eliminated, and is performed by emitting trapped electron to charge accumulation layer 4b. In addition, Source S and Drain D of an MOS transistor can be done in the symmetry as everyone knows, and, generally it is possible to replace Source S and Drain D. Therefore, also in the above-mentioned explanation, it is possible to replace Drain D with Source S. [0020] Next, the manufacture method of the memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 1st of this invention is explained using drawing 5 thru/or drawing 9. As first shown in <u>drawing 5</u>, the 25nm gate insulator layer 2 is formed by thermal oxidation on the p type semiconductor substrate 1. then, the p type semiconductor substrate 1 whole surface -- LPCVD (Low Pressure Chemical Vapor Deposition) -- after depositing the 300nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with well-known exposure technology and etching technology, and the 1st gate electrode 3 is formed. [0021] Next, as shown in drawing 6, after removing the gate insulator layer 2 of the front face of the p type semiconductor substrate 1 of the field which forms a source field and a drain field, the p type semiconductor substrate 1 is oxidized thermally in a 900 degrees C - 1200 degrees C oxidizing atmosphere, and the 1st 10nm oxide film 5 is

formed. and the 1st oxide-film 5 top -- LPCVD -- the 10nm - 100nm nitride 6 is deposited by law, and the 2nd about 5nm oxide film 7 is formed in nitride 6 front face with 900-degree C hydrogen burning oxidation or a CVD method after that.

[0022] next, it is shown in <u>drawing 7</u> -- as -- the 2nd oxide-film 7 top -- for example, LPCVD -- RIE (Reactive Ion Etching) after depositing about 25-250nm polycrystalline silicon by law -- anisotropic etching by law is performed and the charge accumulation layer 4 which has the 2nd gate electrode 8 in the upper part is formed in the 1st gate electrode side by removing this polycrystalline silicon film, the 1st oxide film 5, a nitride 6, and the 2nd oxide film 7 by those thickness.

[0023] Next, as shown in <u>drawing 8</u>, n-mold diffusion layer 10 of low high impurity concentration is formed. It is formed by activating the impurity which n-mold diffusion layer 10 used the 1st gate electrode 3 and the charge accumulation layer 4 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0024] Next, as shown in <u>drawing 9</u>, after forming the sidewall spacer 9 in the side attachment wall of the charge accumulation layer 4, n+ mold diffusion layer 11 of high high impurity concentration is formed. It is formed by activating the impurity which n+ mold diffusion layer 11 used the 1st gate electrode 3, the charge accumulation layer 4, and the sidewall spacer 9 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0025] next, the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the p type semiconductor substrate 1, then the p type semiconductor substrate 1 is heat-treated in an inert atmosphere -- the 1st gate electrode 3, the charge accumulation layer 4, the 2nd gate electrode 8, and n+ mold diffusion layer 11 -- the conductive layer 12 which consists of refractory metal silicide is formed in each front face. At this time, the thickness of the 1st oxide film 5, a nitride 6, the 2nd oxide film 7, especially a nitride 6 needs to be set up so that the refractory metal silicide layer on the 1st gate electrode 3 and the 2nd gate electrode 8 may carry out bridging. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in drawing 1 will be completed.

[0026] In addition, although a graphic display is not carried out, a final non-volatile memory cell is completed after memory cell structure completion of <u>drawing 1</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a passivation film formation process, one by one.

[0027] According to the gestalt of operation of the 1st of this invention, since the 2nd gate electrode 8 was formed also in the upper part of the charge accumulation layer 4, the controllability of threshold voltage improves. In addition, although the gestalt of operation of the 1st of this invention explained the case where a memory cell was constituted from an n mold MOS transistor, the same effect is acquired even if it is the case where it constitutes from a p mold MOS transistor. Moreover, although the memory cell has LDD structure, they may be single drain structure and double drain structure.

[0028] (Gestalt of the 2nd operation) Next, the gestalt of operation of the 2nd of this invention is explained. Drawing 10 is the cross section showing the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 2nd of this invention. This memory cell consists of n mold MOS transistors. With the memory cell structure of the nonvolatile memory concerning the gestalt of operation of the 2nd of this invention, the 2nd gate insulator layer 14 is formed in the front face of the p type semiconductor substrate 1 through the 1st gate insulator layer 13. And the charge accumulation layers 4a and 4b are formed in the ends of the 2nd gate insulator layer 14. On the 2nd gate insulator layer 14 and charge accumulation layer 4a, and 4b, the gate electrode 3 is formed through the 3rd gate insulator layer 15. The sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and n-mold diffusion layer 10 of the low high impurity concentration which touches a channel field, and n+ mold diffusion layer 11 of the high high impurity concentration located in the outside of this n-mold diffusion layer 10 are formed in the p type semiconductor substrate 1 of the lower part of this sidewall spacer 9. the gate electrode 3 and n+ mold diffusion layer 11 -- a conductive layer 12 is formed in each front face.

[0029] The memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 2nd of this invention has the LDD structure which constituted the source field and the drain field from an n-mold diffusion layer 10 of low high impurity concentration, and an n+ mold diffusion layer 11 of high high impurity concentration. And it consists of three-layer cascade screens which a gate insulator layer turns into from the 1st gate insulator layer 13 (lower layer), the 2nd gate insulator layer 14 (interlayer), and the 3rd gate insulator layer 15 (upper layer), and the charge accumulation layers 4a and 4b are formed in the both ends of the 2nd gate insulator layer 14. An electron is accumulated in these two charge accumulation layers 4a and 4b. That are recording condition (1) charge accumulation

layer 4a, All of 4b can take the condition which is not accumulating the electron, the condition that only (2) charge accumulation layer 4a is accumulating the electron, the condition that only (3) charge accumulation layer 4b is accumulating the electron, and four conditions of condition ** that (4) charge accumulation layers 4a and 4b are accumulating the electron. A changed part of the threshold voltage produced by the existence of the electron held in these two charge accumulation layers 4a and 4b is made to correspond to "00" of storage information, "01", "10", and "11." Moreover, with this memory cell structure, since the charge accumulation layers 4a and 4b are located above the channel field edge, the threshold voltage of a channel field center section is decided only by high impurity concentration of a channel field, and they do not depend for it on the are recording condition of the electron of the charge accumulation layers 4a and 4b. Therefore, fault elimination (over-erase) by the excess and deficiency of the electron of the charge accumulation layers 4a and 4b is prevented, and cannot produce the poor leak which originates in fault elimination by that cause, a poor program, and poor read-out. Moreover, the leakage current between a source field and a drain field can be controlled only with gate voltage, and can realize highly reliable non-volatile semiconductor memory. What is necessary is for the charge accumulation layers 4a and 4b just to consist of high silicon nitrides of the charge storage capacity by the CVD method. It is because the charge maintenance property of being hard to receive effect in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron in the discrete charge trapping level of a silicon nitride. Moreover, if constituted from a silicon film and a polycrystalline silicon film, it can manufacture cheaply. Furthermore, if the 1st gate insulator layer 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride (Si3N4 film) which has an about 2 times [of silicon oxide (SiO2 film)] dielectric constant, silicon oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm. For example, since the real thickness of the silicon nitride whose silicon oxide conversion thickness is 5nm is about 10nm, induction of the direct tunnel (DT) impregnation is not carried out. Therefore, voltage at the time of electronic impregnation extract actuation is low-battery-ized, and not only detailed-izing of a memory cell but detailed-ization of a circumference high-tension actuation element of it is attained.

[0030] Although n-mold diffusion layer 10 is established for the object of the improvement in resisting pressure of a source field and a drain field and LDD structure is constituted from a memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 2nd of this invention, a source field and a drain field may consist of single drain structure and double drain structure. Although the 2nd gate insulator layer 14 prevents leak between charge accumulation layer 4a-4b, it can consist of silicon oxide, for example. Moreover, if the metal oxide film which has a high dielectric constant is used for the 2nd gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. As a metal oxide film, there are TiO2, Ta 2O5, aluminum2O5, and PZT and SBT. [0031] Next, actuation of the nonvolatile memory concerning the gestalt of operation of the 2nd of this invention is explained using drawing 11 and drawing 12. Drawing 11 is the cross section of the nonvolatile memory explaining write-in actuation. Drawing 12 is the cross section of the nonvolatile memory explaining elimination actuation. As shown in drawing 11, at the time of the writing of a memory cell, about 7-8V is impressed to Gate G, about 5V is impressed to Drain D, respectively, and Source S is grounded. Thus, voltage is impressed and an electron is poured into charge accumulation layer 4b by the side of a drain field with a channel thermoelectron (CHE). the case where an electron is poured into charge accumulation layer 4a by the side of a source field -- Drain D and Source S -- what is necessary is to be alike, respectively and just to replace the voltage to impress with the above-mentioned case On the other hand, as shown in drawing 12, elimination of a memory cell impresses negative voltage (- -5 V) to Gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using Fowler Nordheim (FN) mold tunnel current. Moreover, when the gate electrode 3 is shared by two or more memory cells, an electron can be simultaneously drawn out from those memory cells. In this case, what is necessary is just to let Source S and Drain D be the p type semiconductor substrate 1 and this potential. Moreover, it is also possible to impress different positive voltage from the potential of the p type semiconductor substrate 1 to Drain D, and to draw out an electron for Source S only from charge accumulation layer 4a by the side of floating potential (Floating), then Drain D. What is necessary is to impress positive voltage to Source S, in drawing out an electron only from charge accumulation layer 4b by the side of Source S, and just to let Drain D be floating potential.

[0032] The writing of a memory cell can also be performed like elimination of a memory cell using FN current. About 10V is impressed between Gate G and the p type semiconductor substrate 1, and an electron is poured into the charge accumulation layers 4a and 4b with FN current. In this case, an electron can be simultaneously injected into two or more memory cells in which Gate G is common.

[0033] Moreover, although a graphic display is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between Source S and Drains D. It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the are recording condition of the

charge accumulation layers 4a and 4b. To which bias shall be carried out between Source S and Drain D should just choose the direction where the modulation of current transfer characteristics appears notably. According to four are recording conditions of the charge accumulation layers 4a and 4b, four different current transfer characteristics are acquired and, thereby, the information for 2 bits can be memorized in one cel.

[0034] Next, the manufacture method of the memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 2nd of this invention is explained using drawing 13 thru/or drawing 19. As first shown in drawing 13, the small silicon nitride of charge storage capacity is deposited all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed. deposition of the small silicon nitride of charge storage capacity -- for example, JVD (Jet-Vapor-Deposition) -- it carries out by law. JVD -- law is indicated by reference "T.P.Ma, IEEE Transactions on Electron Devices, Volume 45 Number 3, and March 1998p680." Silicon oxide is deposited with a CVD method after 1st gate insulator layer 13 formation, and the about 5-10nm 2nd gate insulator layer 14 is formed. Then, the small silicon nitride of charge storage capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

[0035] next, it is shown in drawing 14 -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with exposure technology and etching technology, and the gate electrode 3 is formed. Then, dry etching of the 1st gate insulator layer 13, the surface 2nd gate insulator layer 14, and the surface 3rd gate insulator layer 15 of the p type semiconductor substrate 1 of the field which forms a source field and a drain field by using the gate electrode 3 as a mask is carried out in self align.

[0036] Next, as shown in drawing 15, the space 17 for charge accumulation layer formation is formed. This space 17 is formed by carrying out wet etching of the edge of the 2nd gate insulator layer 14 selectively using an etching reagent with the larger etch rate of the 2nd gate insulator layer 14 than the 1st gate oxide 13 and the 3rd gate insulator layer 15. What is necessary is just to use for example, a fluoric acid system as an etching reagent with the gestalt of operation of the 2nd of this invention, since the 1st gate oxide 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from silicon oxide. Moreover, the space 17 for charge accumulation layer formation may be formed by the plasma dry etching method using the gas which changes to the wet etching method which used the etching reagent, and contains HF gas.

[0037] next, it is shown in <u>drawing 16</u> -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- it deposits so that the space 17 for charge accumulation layer formation may be thoroughly embedded by law in the high silicon nitride 18 of charge storage capacity. And as shown in <u>drawing 17</u>, anisotropic etching by RIE is performed to the p type semiconductor substrate 1 whole surface, and the charge accumulation layers 4a and 4b which consisted of high silicon nitrides of charge storage capacity are formed.

[0038] Next, as shown in <u>drawing 18</u>, after forming an oxide film 16 all over p type semiconductor substrate 1, n-mold diffusion layer 10 of low high impurity concentration is formed. It forms by activating the impurity which n-mold diffusion layer 10 used the gate electrode 3 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0039] Next, as shown in <u>drawing 19</u>, after forming the sidewall spacer 9 in the side attachment wall of the gate electrode 3, n+ mold diffusion layer 11 of high high impurity concentration is formed. It forms by activating the impurity which n+ mold diffusion layer 11 used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0040] next, the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the p type semiconductor substrate 1, then the p type semiconductor substrate 1 is heat-treated in an inert atmosphere -- the gate electrode 3 and n+ mold diffusion layer 11 -- the conductive layer 12 which consists of refractory metal silicide is formed in each front face. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in drawing 10 will be completed.

[0041] In addition, although a graphic display is not carried out, a final non-volatile memory cell is completed after memory cell structure completion of <u>drawing 10</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a passivation film formation process, one by one.

[0042] Thus, with the gestalt of the 2nd operation of this invention, the charge accumulation layers 4a and 4b can be formed in the lower part of the ends of the gate electrode 3 in self align. Therefore, detailed-ization of the direction of gate length of a cel transistor is attained. Thereby, large capacity and the non-volatile semiconductor memory of high density can be offered. Moreover, the cel area per bit is mostly reduced by half compared with the former, and non-

volatile semiconductor memory reduced substantially can be realized.

[0043] Moreover, the width of face of the direction of channel length of the charge accumulation layers 4a and 4b is easily controllable by accommodation of the etching speed difference of the 1st gate insulator layer 13 and the 3rd gate insulator layer 15, and the 2nd gate insulator layer 14, and etching time. Thereby, the charge accumulation layers 4a and 4b can be arranged to the symmetry. And since the charge accumulation layers 4a and 4b are electrically separated thoroughly by the 2nd gate insulator layer 14, the interaction between charge accumulation layer 14a and 14b does not happen. Furthermore, since it is thoroughly insulated from a source field, a drain field, the gate electrode 3, and a channel field with the 1st insulator layer 13, 3rd insulator layer 15, and oxide film 16, the charge accumulation layers 4a and 4b can offer the non-volatile semiconductor memory which was excellent in the charge maintenance property. It is extended and formed in the direction of a channel field from the edge of the gate electrode 3, and the charge accumulation layers 4a and 4b are current transfer-characteristics ********* of a memory cell by the charge storage condition of the portion by the side of the channel field of the charge accumulation layers 4a and 4b. Therefore, if the gate length lay length of this portion is reduced to a limit, more detailed non-volatile semiconductor memory can be offered.

[0044] Furthermore, since the cellular structure is easily realizable at the usual CMOS process, non-volatile semiconductor memory can be manufactured by low cost using the existing production line.

[0045] (Gestalt of the 3rd operation) Next, the gestalt of operation of the 3rd of this invention is explained. In the gestalt of the 2nd operation shown in <u>drawing 10</u>, silicon oxide and the 2nd gate insulator layer 14 are transposed to a silicon nitride, and the gestalt of operation of the 3rd of this invention transposes the 3rd gate insulator layer 15 for the 1st gate insulator layer 13 to silicon oxide. Hereafter, the manufacture method of the memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 3rd of this invention is explained with reference to <u>drawing 13</u> thru/or <u>drawing 15</u>.

[0046] First, the memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 3rd of this invention oxidizes thermally the p type semiconductor substrate 1, and forms the 1st gate insulator layer 13 which consists of about 10nm silicon oxide. after 1st gate insulator layer 13 formation and JVD -- the low silicon nitride of the charge storage capacity by law is deposited, and the about 5-10nm 2nd gate insulator layer 14 is formed. Then, silicon oxide is deposited with a CVD method and the about 10nm 3rd gate insulator layer 15 is formed (refer to drawing 13).

[0047] next, the p type semiconductor substrate 1 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with exposure technology and etching technology, and the gate electrode 3 is formed. Dry etching of the 1st gate insulator layer 13, the surface 2nd gate insulator layer 14, and the surface 3rd gate insulator layer 15 of the p type semiconductor substrate 1 of the field which forms a source field and a drain field by using the gate electrode 3 as a mask continuously is carried out in self align (refer to drawing 14).

[0048] Next, the p type semiconductor substrate 1 is oxidized thermally, and thin silicon oxide is formed all over p type semiconductor substrate 1. Then, the space 17 for charge accumulation layer formation is formed. The space 17 for this charge accumulation layer formation is formed by carrying out wet etching of the edge of the 2nd gate insulator layer 14 selectively using an etching reagent with the larger etch rate of the 2nd gate insulator layer 14 than the 1st gate oxide 13 and the 3rd gate insulator layer 15. What is necessary is just to use for example, a phosphoric-acid system as an etching reagent with the gestalt of operation of the 3rd of this invention, since the 1st gate oxide 13 and the 3rd gate insulator layer 15 are constituted from silicon oxide and the 2nd gate insulator layer 14 is constituted from a silicon nitride. In addition, since the silicon nitride 14 hardly oxidizes depending on thermal oxidation processing, an oxide film is not formed in the side of the 2nd gate insulator layer, but, for this reason, its selectivity of etching improves (refer to drawing 15). Moreover, the space 17 for charge accumulation layer formation may be formed by the plasma dry etching method using the gas which changes to the wet etching method which used the etching reagent, and contains CF4 gas. The subsequent process is the same as the gestalt of the 2nd operation.

[0049] (Gestalt of the 4th operation) Next, the gestalt of operation of the 4th of this invention is explained. Drawing 20 is the cross section showing the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 4th of this invention is the example which constituted the memory cell from a p mold MOS transistor. As shown in drawing 20, with the memory cell structure of the nonvolatile memory concerning the gestalt of operation of the 4th of this invention, the 2nd gate insulator layer 14 is formed in the front face of the n-type-semiconductor substrate 19 through the 1st gate insulator layer 13. And the charge accumulation layers 4a and 4b are formed in the ends of the 2nd gate insulator layer 14. On the 2nd gate insulator layer 14 and charge accumulation layer 4a, and 4b, the gate electrode 3 is formed through the 3rd gate insulator layer 15. The

sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and p-mold diffusion layer 20 of the low high impurity concentration which touches a channel field, and p+ mold diffusion layer 21 of the high high impurity concentration located in the outside of this p-mold diffusion layer 20 are formed in the n-type-semiconductor substrate 19 of the lower part of this sidewall spacer 9. the gate electrode 3 and p+ mold diffusion layer 21 -- a conductive layer 12 is formed in each front face.

[0050] Next, actuation of the nonvolatile memory concerning the gestalt of operation of the 4th of this invention is explained using drawing 21 and drawing 22 . Drawing 21 is the cross section of the nonvolatile memory explaining write-in actuation. Drawing 22 is the cross section of the nonvolatile memory explaining elimination actuation. As shown in drawing 21, at the time of the writing of a memory cell, about 5V is impressed to Gate G, and about -5V is impressed to Drain D, respectively, and let Source S be floating potential. Thus, voltage is impressed, energy is given to the electron of the tunneling reason between band-bands by the electric field near the drain field, and an electron is poured into charge accumulation layer 4b by the side of a drain field, the case where an electron is poured into charge accumulation layer 4a by the side of a source field -- Drain D and Source S -- what is necessary is to be alike, respectively and just to replace the voltage to impress with the above On the other hand, as shown in drawing 22, elimination of a memory cell impresses negative voltage (--5 V) to Gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using FN current. Moreover, when Gate G is shared by two or more memory cells, an electron can be simultaneously drawn out from those memory cells. In this case, let Source S and Drain D be the n-type-semiconductor substrate 19, this potential, or floating potential.

[0051] The writing of a memory cell can be carried out even if it uses a channel thermoelectron like [in the case of the gestalt of operation of the 2nd of this invention]. In this case, about -2.5V is impressed to Gate G, about -5V is impressed to Drain D, respectively, and Source S is grounded. Thus, voltage is impressed and an electron is poured into charge accumulation layer 4b by the side of a drain field with a channel thermoelectron. the case where an electron is poured into charge accumulation layer 4a by the side of a source field on the other hand -- Drain D and Source S -- what is necessary is to be alike, respectively and just to replace the voltage to impress

[0052] Moreover, although a graphic display is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between Source S and Drains D. It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the are recording condition of the charge accumulation layers 4a and 4b. To which bias shall be carried out between Source S and Drain D should just choose the direction where the modulation of current transfer characteristics appears notably. According to four are recording conditions of the charge accumulation layers 4a and 4b, four different current transfer characteristics are acquired and, thereby, the information for 2 bits can be memorized in one cel.

[0053] (Gestalt of the 5th operation) Next, the gestalt of operation of the 5th of this invention is explained. Generally, a circumference circuit is arranged in semiconductor memory around a memory cell array. For example, there are a decoder, writing/elimination circuit, a readout circuitry, an analog circuit, various kinds of I/O circuits, various kinds of capacitor circuits, etc. as the circumference circuit. The gestalt of operation of the 5th of this invention shows the example which manufactures simultaneously the MOS transistor which constitutes these circumference circuit using the manufacturing process of the memory cell transistor of the gestalt of the 2nd - the 4th operation. Drawing 23 is the cross section showing the structure of the MOS transistor which constitutes the circumference circuit of the non-volatile semiconductor memory concerning the gestalt of operation of the 5th of this invention. As shown in drawing 23, according to the gestalt of operation of the 5th of this invention, seven kinds of MOS transistors (Tr1-Tr7) from which a gate insulator layer differs in addition to a memory cell transistor (memory cell Tr) are realizable. In addition, the memory cell transistor of drawing 23 is a memory cell transistor shown in drawing 10. Moreover, MOS transistors Tr1-Tr7 show n mold MOS transistor altogether. n-mold diffusion layer 10 of a memory cell transistor and n+ mold diffusion layer 11, and the conductive layer 12 are omitted in order to make a drawing legible. The same is said of MOS transistors Tr1-Tr7.

[0054] Next, the manufacture method of the MOS transistor shown in <u>drawing 23</u> is explained using <u>drawing 24</u> thru/or <u>drawing 30</u>. it is first shown in <u>drawing 24</u> -- as -- the p type semiconductor substrate 1 whole surface -- JVD -- the small silicon nitride of charge storage capacity is deposited by law, and the about 10nm 1st gate insulator layer 13 is formed. Well-known exposure technology and dry etching technology remove the 1st gate insulator layer 13 of some fields on the p type semiconductor substrate 1 after 1st gate insulator layer 13 formation. And as shown in <u>drawing 25</u>, silicon oxide is deposited with a CVD method and the about 5-10nm 2nd gate insulator layer 14 is formed. Exposure technology and dry etching technology remove the 2nd gate insulator layer 14 of some fields after 2nd gate insulator layer 14 formation. then, it is shown in <u>drawing 26</u> -- as -- JVD -- the small silicon nitride of charge storage capacity is deposited by law, and the about 10nm 3rd gate insulator layer 15 is formed. Exposure technology and dry etching

technology remove the 3rd gate insulator layer 15 of some fields after 3rd gate insulator layer 15 formation. Thus, seven kinds of gate insulator layers which consist of at least one of the 1st gate insulator layer 13, the 2nd gate insulator layer 14, and the 3rd gate insulator layers 15 are realized.

[0055] next, it is shown in drawing 27 -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with exposure technology and etching technology, and two or more gate electrodes 3 are formed. Furthermore, the 1st gate insulator layer 13, the surface 2nd gate insulator layer 14, and the surface 3rd gate insulator layer 15 of the p type semiconductor substrate 1 of the field which forms each source field and drain field of a memory cell transistor and an MOS transistor by dry etching by using the gate electrode 3 as a mask are removed. [0056] Next, as shown in drawing 28, wet etching of the field which forms a bonnet and a memory cell transistor for the field which forms MOS transistors Tr1-Tr7 by the photoresist 22 is carried out. An etching reagent uses what has the larger etch rate of the 2nd gate insulator layer 14 than the 1st gate oxide 13 and the 3rd gate insulator layer 15. The edge of the 2nd gate insulator layer 14 of the field which forms a memory cell transistor by this wet etching is etched selectively, and the space 17 for charge accumulation layer formation is formed. What is necessary is just to use for example, a fluoric acid system as an etching reagent with the gestalt of operation of the 5th of this invention, since the 1st gate oxide 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from silicon oxide. and it is shown in drawing 29 -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- it deposits so that the space 17 for charge accumulation layer formation may be thoroughly embedded by law in the high silicon nitride 18 of charge storage capacity. Then, as shown in drawing 30, anisotropic etching by RIE is performed to the p type semiconductor substrate 1 whole surface, and the charge accumulation layers 4a and 4b which consisted of high silicon nitrides of charge storage capacity are formed in the field which forms a memory cell transistor. The subsequent process is the same as the gestalt of operation of the 2nd of this invention. [0057] According to the gestalt of operation of the 5th of this invention, seven kinds of MOS transistors Tr1-Tr7 which have the gate insulator layer from which thickness differs can be manufactured to a memory cell transistor and coincidence. Thereby, the MOS transistor corresponding to operating voltage various from the high resisting pressure transistor of high-tension actuation to a super-low voltage actuation transistor can be offered. Furthermore, n mold MOS transistor and p mold MOS transistor are realizable. Moreover, the gate electrode 3 of a memory cell transistor and MOS transistors Tr1-Tr7 consists of same materials, and is formed at the same exposure process and a dry etching process. Therefore, a detailed transistor with few alignment gaps of a photo mask can be offered. [0058] (Gestalt of the 6th operation) Next, the gestalt of operation of the 6th of this invention is explained, the gestalt of this 6th operation shows the example which writes in electrically, writes in and carries out reading appearance to eliminable nonvolatile memory and an eliminable high speed, and realizes possible volatile memory on the same chip.

[0058] (Gestalt of the 6th operation) Next, the gestalt of operation of the 6th of this invention is explained, the gestalt of this 6th operation shows the example which writes in electrically, writes in and carries out reading appearance to eliminable nonvolatile memory and an eliminable high speed, and realizes possible volatile memory on the same chip. The cross section showing the memory cell structure of the nonvolatile memory carried in the semiconductor memory which drawing 31 requires for the gestalt of operation of the 6th of this invention, and drawing 32 are the cross sections showing the memory cell structure of the volatile memory carried in the semiconductor memory concerning the gestalt of operation of the 6th of this invention. The nonvolatile memory of drawing 31 and the volatile memory of drawing 32 are loaded together on the same chip.

[0059] (A) As shown in nonvolatile memory <u>drawing 31</u>, the memory cell of the nonvolatile memory concerning the gestalt of this 6th operation consists of n mold MOS transistors. And with the memory cell structure of this nonvolatile memory, the 2nd gate insulator layer 14 is formed through the 1st gate insulator layer 13 on the principal plane of the p type semiconductor substrate 1. The charge accumulation layer 4 (4a, 4b) is formed in the ends of the 2nd gate insulator layer 14. On the 2nd gate insulator layer 14 and the charge accumulation layer 4, the gate electrode 3 is formed through the 3rd gate insulator layer 15. The sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and n-mold diffusion layer 10 of the low high impurity concentration which touches a channel field, and n+ mold diffusion layer 11 of the high high impurity concentration located in the outside of this n-mold diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of this sidewall spacer 9. the gate electrode 3 and n+ mold diffusion layer 11 -- a conductive layer 12 is formed in each front face.

[0060] The memory cell of the nonvolatile memory concerning the gestalt of operation of the 6th of this invention has the LDD structure which constituted the source field and the drain field from an n-mold diffusion layer 10 of low high impurity concentration, and an n+ mold diffusion layer 11 of high high impurity concentration. And it consists of three-layer cascade screens which a gate insulator layer turns into from the 1st gate insulator layer 13 (lower layer), the 2nd gate insulator layer 14 (interlayer), and the 3rd gate insulator layer 15 (upper layer), and the charge accumulation layer 4 (4a, 4b) is formed in the both ends of the 2nd gate insulator layer 14. An electron is accumulated in these two charge accumulation layers 4a and 4b. That are recording condition (1) charge accumulation layer 4a, All of 4b can take the

condition which is not accumulating the electron, the condition that only (2) charge accumulation layer 4a is accumulating the electron, the condition that only (3) charge accumulation layer 4b is accumulating the electron, and four conditions of condition ** that (4) charge accumulation layers 4a and 4b are accumulating the electron. A changed part of the threshold voltage produced by the existence of the electron held in these two charge accumulation layers 4a and 4b is made to correspond to "00" of storage information, "01", "10", and "11." Moreover, with this memory cell structure, since the charge accumulation layer 4 is located above the channel field edge, the threshold voltage of a channel field center section is decided only by high impurity concentration of a channel field, and it does not depend for it on the are recording condition of the electron of the charge accumulation layer 4. Therefore, fault elimination (overerase) by the excess and deficiency of the electron of the charge accumulation layer 4 is prevented, and cannot produce the poor leak which originates in fault elimination by that cause, a poor program, and poor read-out. Moreover, the leakage current between a source field and a drain field can be controlled only with gate voltage, and can realize highly reliable nonvolatile memory. What is necessary is for the charge accumulation layer 4 just to consist of high silicon nitrides of the charge storage capacity by the CVD method. It is because the charge maintenance property of being hard to receive effect in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron in the discrete charge trapping level of a silicon nitride. Moreover, if constituted from a silicon film and a polycrystalline silicon film, it can manufacture cheaply. Furthermore, if the 1st gate insulator layer 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride (Si3N4 film) which has an about 2 times [of silicon oxide (SiO2 film)] dielectric constant, silicon oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm. For example, since the real thickness of the silicon nitride whose silicon oxide conversion thickness is 5nm is about 10nm, induction of the direct tunnel (DT) impregnation is not carried out. Therefore, voltage at the time of electronic impregnation extract actuation is low-battery-ized, and not only detailed-izing of a memory cell but detailed-ization of a circumference high-tension actuation element of it is attained.

[0061] Although n-mold diffusion layer 10 is established for the object of the improvement in resisting pressure of a source field and a drain field and LDD structure is constituted from a memory cell of the nonvolatile memory concerning the gestalt of operation of the 6th of this invention, a source field and a drain field may consist of single drain structure and double drain structure. Although the 2nd gate insulator layer 14 prevents leak between charge accumulation layer 4a-4b, it can consist of silicon oxide, for example. Moreover, if the metal oxide film which has a high dielectric constant is used for the 2nd gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. As a metal oxide film, there are TiO2, Ta 2O5, aluminum2O5, and PZT and SBT. [0062] Next, actuation of the non-volatile semiconductor memory concerning the gestalt of operation of the 6th of this invention is explained using drawing 33 and drawing 34. Drawing 33 is the cross section of the nonvolatile memory explaining write-in actuation. Drawing 34 is the cross section of the nonvolatile memory explaining elimination actuation. As shown in drawing 33, at the time of the writing of a memory cell, about 7-8V is impressed to Gate G, about 5V is impressed to Drain D, respectively, and Source S is grounded. Thus, voltage is impressed and an electron is poured into charge accumulation layer 4b by the side of a drain field with a channel thermoelectron (CHE). the case where an electron is poured into charge accumulation layer 4b by the side of a source field -- Drain D and Source S -what is necessary is to be alike, respectively and just to replace the voltage to impress with the above On the other hand, as shown in drawing 34, elimination of a memory cell impresses negative voltage (- - 5 V) to Gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using Fowler Nordheim (FN) mold tunnel current. Moreover, when Gate G is shared by two or more memory cells, an electron can be simultaneously drawn out from those memory cells. In this case, what is necessary is just to let Source S and Drain D be the p type semiconductor substrate 1 and this potential. Moreover, it is also possible to impress different positive voltage from the potential of the p type semiconductor substrate 1 to a drain electrode, and to draw out an electron for a source electrode only from charge accumulation layer 4b by the side of floating potential (Floating), then a drain electrode. What is necessary is to impress positive voltage to a source electrode, in drawing out an electron only from charge accumulation layer 4a by the side of a source electrode, and just to let a drain electrode be floating potential.

[0063] The writing of a memory cell can also be performed like elimination of a memory cell using FN current. About 10V is impressed between Gate G and the p type semiconductor substrate 1, and an electron is poured into the charge accumulation layers 4a and 4b with FN current. In this case, an electron can be simultaneously injected into two or more memory cells in which Gate G is common.

[0064] Moreover, although a graphic display is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between Source S and Drains D. It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the are recording condition of the charge accumulation layers 4a and 4b. To which bias shall be carried out between Source S and Drain D should just

choose the direction where the modulation of current transfer characteristics appears notably. According to four are recording conditions of the charge accumulation layers 4a and 4b, four different current transfer characteristics are acquired and, thereby, the information for 2 bits can be memorized in one cel.

[0065] (B) As shown in volatile memory drawing 32, the memory cell of the volatile memory concerning the gestalt of operation of the 6th of this invention consists of n mold MOS transistors. With the memory cell structure of this volatile memory, the 2nd gate insulator layer 14 of drawing 31 is directly arranged on the principal plane of the p type semiconductor substrate 1. And although the charge accumulation layer 4 (4c, 4d) is formed in the ends of the 2nd gate insulator layer 14 like the nonvolatile memory of drawing 31, it differs from the nonvolatile memory of drawing 31 in that these charge accumulation layers 4c and 4d are arranged on the principal plane of the p type semiconductor substrate 1 through the tunnel insulator layer 23. On the 2nd gate insulator layer 14 and the charge accumulation layer 4, the gate electrode 3 is formed through the 3rd gate insulator layer 15. The sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and n-mold diffusion layer 10 of the low high impurity concentration which touches a channel field, and n+ mold diffusion layer 11 of the high high impurity concentration located in the outside of this n-mold diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of this sidewall spacer 9. the gate electrode 3 and n+ mold diffusion layer 11 -- a conductive layer 12 is formed in each front face.

[0066] The memory cell of the volatile memory concerning the gestalt of operation of the 6th of this invention has the LDD structure which constituted the source field and the drain field from an n-mold diffusion layer 10 of low high impurity concentration, and an n+ mold diffusion layer 11 of high high impurity concentration. And a gate insulator layer consists of the 2nd gate insulator layer 14, a tunnel insulator layer 23, and the 3rd gate insulator layer 15, and the charge accumulation layer 4 is formed in the both ends of the 2nd gate insulator layer 14. An electron is accumulated in these two charge accumulation layers 4c and 4d. That are recording condition (1) charge accumulation layer 4c, 4d all can take four conditions of the condition which is not accumulating the electron, the condition that only (2) charge accumulation layer 4c is accumulating the electron, the condition that only 4d of (3) charge accumulation layers is accumulating the electron, (4) charge accumulation layer 4c, and condition ** that is accumulating both 4d of electrons. A changed part of the threshold voltage produced by the existence of the electron held in these two charge accumulation layers 4c and 4d is made to correspond to "00" of storage information, "01", "10", and "11." Moreover, with this memory cell structure, since the charge accumulation layer 4 is located above the channel field edge, the threshold voltage of a channel field center section is decided only by high impurity concentration of a channel field, and it does not depend for it on the are recording condition of the electron of the charge accumulation layer 4. Therefore, fault elimination (over-erase) by the excess and deficiency of the electron of the charge accumulation layer 4 is prevented, and cannot produce the poor leak which originates in fault elimination by that cause, a poor program, and poor read-out. Moreover, the leakage current between a source field and a drain field can be controlled only with gate voltage, and can realize highly reliable volatile memory. What is necessary is for the charge accumulation layer 4 just to consist of high silicon nitrides of the charge storage capacity by the CVD method. It is because the charge maintenance property of being hard to receive effect in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron in the discrete charge trapping level of a silicon nitride. Moreover, if constituted from a silicon film and a polycrystalline silicon film, it can manufacture cheaply. Furthermore, if the 3rd gate insulator layer 15 is constituted from a silicon nitride (Si3N4 film) which has an about 2 times [of silicon oxide (SiO2 film)] dielectric constant, silicon oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm. For example, since the real thickness of the silicon nitride whose silicon oxide conversion thickness is 5nm is about 10nm, induction of the direct tunnel (DT) impregnation is not carried out. Therefore, voltage at the time of electronic impregnation extract actuation is low-battery-ized, and not only detailed-izing of a memory cell but detailed-ization of a circumference high-tension actuation element of it is attained.

[0067] Although n-mold diffusion layer 10 is established for the object of the improvement in resisting pressure of a source field and a drain field and LDD structure is constituted from a memory cell of the volatile memory concerning the gestalt of operation of the 6th of this invention, a source field and a drain field may consist of single drain structure and double drain structure. Although the 2nd gate insulator layer 14 prevents the leak for charge accumulation layer 4c-4d, it can consist of silicon oxide, for example. Moreover, if the metal oxide film which has a high dielectric constant is used for the 2nd gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. As a metal oxide film, there are TiO2, Ta 2O5, aluminum2O5, and PZT and SBT.

[0068] In the volatile memory concerning the gestalt of operation of the 6th of this invention, the tunnel insulator layer 23 is arranged in the charge accumulation layers [4c and 4d] lower part. The tunnel insulator layer 23 consists of silicon oxide of a thin film which has the thickness in which direct tunneling is possible, and makes possible read-out

write-in [high-speed] in 100 or less ns required of a dynamic RAM. When the tunnel insulator layer 23 is constituted from silicon oxide, the thickness is just 3nm or less. Moreover, if constituted from a silicon nitride 3nm or less, silicon oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is about 1.5nm. Since the electrons accumulated in the charge accumulation layer 4 by the leakage current through the tunnel insulator layer 23 decrease in number gradually, prolonged data-hold is difficult in practice. However, re-writing is possible enough within the refresh period of the usual dynamic RAM, and I think that it is satisfactory at all in actuation as a dynamic RAM. This is shown to 1995IEDM digest p.867 by C.H-J.Wann and others.

[0069] Reading of a memory cell is performed by detecting the read-out current which flows between a source electrode and drain electrodes. It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to a charge accumulation layers [4c and 4d] are recording condition. To which bias shall be carried out between a source electrode and a drain electrode should just choose the direction where the modulation of current transfer characteristics appears notably. According to four charge accumulation layers [4c and 4d] are recording conditions, four different current transfer characteristics are acquired and, thereby, the information for 2 bits can be memorized in one cel.

[0070] Furthermore, if the volatile memory concerning the gestalt of operation of the 6th of this invention does not pour a charge into the charge accumulation layers 4c and 4d, it is possible to make it operate as a usual MOS transistor. [0071] (C) Explain the manufacture method of the memory cell of the nonvolatile memory concerning the manufacture method of a non-volatile and volatile mixed-loading memory, next the gestalt of operation of the 6th of this invention, and volatile memory using drawing 35 thru/or drawing 43 and drawing 44 thru/or drawing 52. The cross section, drawing 44, or drawing 52 which shows the manufacture method of the nonvolatile memory which drawing 35 thru/or drawing 43 require for the gestalt of operation of the 6th of this invention is the cross section showing the manufacture method of the volatile memory concerning the gestalt of operation of the 6th of this invention.

[0072] As first shown in $\frac{drawing 35}{drawing 35}$ and $\frac{drawing 44}{drawing 35}$, the small silicon nitride of charge storage capacity is deposited all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed. The nonvolatile memory formation field of $\frac{drawing 35}{drawing 35}$ is removed by the photoresist after 1st gate insulator layer 13 formation by the wet etching [insulator layer / 13 / of a bonnet and the volatile memory formation field of $\frac{drawing 44}{drawing 35}$ is formed only in the nonvolatile memory formation field of $\frac{drawing 35}{drawing 35}$. Deposition of the small silicon nitride of charge storage capacity is performed for example, by the JVD method.

[0073] Next, as shown in <u>drawing 36</u> and <u>drawing 45</u>, silicon oxide is deposited all over p type semiconductor substrate 1 with a CVD method, and the about 5-10nm 2nd gate insulator layer 14 is formed. Then, the small silicon nitride of charge storage capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed. After all, the 1st, 2nd, and 3rd gate insulator layers 13, 14, and 15 are formed in the nonvolatile memory formation field of drawing 36, and the 2nd and 3rd gate insulator layers 14 and 15 are formed in the volatile memory formation field of drawing 45.

[0074] next, it is shown in drawing 37 and drawing 46 -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with exposure technology and etching technology, and the gate electrode 3 is formed. Then, in the nonvolatile memory formation field of drawing 37, dry etching of the 1st gate insulator layer 13, the surface 2nd gate insulator layer 14, and the surface 3rd gate insulator layer 15 of the p type semiconductor substrate 1 of the field which forms a source field and a drain field is carried out in self align by using the gate electrode 3 as a mask. On the other hand, in the volatile memory formation field of drawing 46, dry etching of the 2nd gate insulator layer 14 and the 3rd gate insulator layer 15 is carried out in self align.

[0075] Next, as shown in drawing 38 and drawing 47, the space 17 for charge accumulation layer formation is formed. This space 17 is formed by carrying out wet etching of the edge of the 2nd gate insulator layer 14 selectively using an etching reagent with the larger etch rate of the 2nd gate insulator layer 14 than the 1st gate oxide 13 and the 3rd gate insulator layer 15. The space 17 for charge accumulation layer formation of the space 17 for charge accumulation layer formation of the nonvolatile memory formation field of drawing 38 and the volatile memory formation field of drawing 47 is formed simultaneously. What is necessary is just to use for example, a fluoric acid system as an etching reagent with the gestalt of operation of the 6th of this invention, since the 1st gate oxide 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from silicon oxide. Moreover, this space 17 may be formed by the plasma dry etching method using the gas which changes to the wet etching method which used the etching reagent, and contains HF gas.

[0076] Next, as shown in drawing 39 and drawing 48, it oxidizes by the RTO method and the tunnel insulator layer 23

which consists of the silicon oxide which can be tunneled direct is formed for the p type semiconductor substrate 1 whole surface.

[0077] next, it is shown in drawing 40 and drawing 49 -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- it deposits so that the space 17 for charge accumulation layer formation may be thoroughly embedded by law in the high silicon nitride 18 of charge storage capacity. And as shown in drawing 41 and drawing 50, anisotropic etching by RIE is performed to the p type semiconductor substrate 1 whole surface, and the charge accumulation layer 4 (4a, 4b, 4c, 4d) which consisted of high silicon nitrides of charge storage capacity is formed simultaneously.

[0078] Next, as shown in drawing 42 and drawing 51, after forming an oxide film 16 all over p type semiconductor substrate 1, n-mold diffusion layer 10 of low high impurity concentration is formed. It forms by activating the impurity which n-mold diffusion layer 10 used the gate electrode 3 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0079] Next, as shown in <u>drawing 43</u> and <u>drawing 52</u>, after forming the sidewall spacer 9 in the side attachment wall of the gate electrode 3, n+ mold diffusion layer 11 of high high impurity concentration is formed. It forms by activating the impurity which n+ mold diffusion layer 11 used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0080] and the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the

[0080] and the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the p type semiconductor substrate 1, then the p type semiconductor substrate 1 is heat-treated in an inert atmosphere — the gate electrode 3 and n+ mold diffusion layer 11 — the conductive layer 12 which consists of refractory metal silicide is formed in each front face. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure of the volatile memory shown in the nonvolatile memory shown in <u>drawing 31</u> and <u>drawing 32</u> will be completed.

[0081] In addition, although a graphic display is not carried out, the semiconductor device which carried final nonvolatile memory and volatile memory is completed after memory cell structure completion of <u>drawing 31</u> and <u>drawing 32</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a passivation film formation process, one by one.

[0082] Thus, with the gestalt of the 6th operation of this invention, the charge accumulation layer 4 (4a, 4b, 4c, 4d) can be formed in the lower part of the ends of the gate electrode 3 in self align. Therefore, detailed-ization of the direction of gate length of <u>drawing 31</u> and the memory cell transistor of <u>drawing 32</u> is attained. Thereby, the nonvolatile memory and volatile memory of large capacity and high density can be offered. Moreover, the cel area per bit is mostly reduced by half compared with the former, and the nonvolatile memory and volatile memory which were reduced substantially can be realized.

[0083] The width of face of the direction of channel length of the charge accumulation layer 4 is easily controllable by accommodation of the etching speed difference of the p type semiconductor substrate 1, the 1st gate insulator layer 13 and the 3rd gate insulator layer 15, and the 2nd gate insulator layer 14, and etching time. Thereby, the charge accumulation layer 4 can be arranged to the symmetry. And since the 2nd gate insulator layer 14 dissociates thoroughly electrically between the charge accumulation layers 4, the interaction between the charge accumulation layers 4 does not happen. Furthermore, from a source field, a drain field, the gate electrode 3, and a channel field, since it is thoroughly insulated with the 1st insulator layer 13, tunnel insulator layer 23, 3rd insulator layer 15, and oxide film 16, the charge accumulation layer 4 can offer the nonvolatile memory and volatile memory which were excellent in the charge maintenance property. It is extended and formed in the direction of a channel field from the edge of the gate electrode 3, and the charge accumulation layer 4 is current transfer-characteristics ************************** of a memory cell by the charge storage condition of the portion by the side of the channel field of the charge accumulation layers 4. Therefore, if the gate length lay length of this portion is reduced to a limit, more detailed nonvolatile memory and volatile memory can be offered.

[0084] Since the cellular structure is easily realizable at the usual CMOS process, nonvolatile memory and volatile memory can be manufactured by low cost using the existing production line.

[0085] Furthermore, since the greater part of the manufacturing process is communalized, it is low cost, and above-mentioned nonvolatile memory and volatile memory are a short manufacture construction period, and can manufacture the semiconductor device consolidated with nonvolatile memory and volatile memory.

[0086] In addition, with the gestalt of operation of the 6th of this invention, although a silicon nitride and the 2nd gate insulator layer 14 are constituted from silicon oxide and the 3rd gate insulator layer 15 is constituted for the 1st gate insulator layer 13 from a silicon nitride, silicon oxide and the 2nd gate insulator layer 14 may be consisted of from a silicon nitride, and the 3rd gate insulator layer 15 may consist of silicon oxide for the 1st gate insulator layer 13. In this case, the 1st gate insulator layer 13 consists of about 10nm silicon oxide which oxidized thermally the p type

semiconductor substrate 1. the 2nd gate insulator layer 14 -- JVD -- it constitutes from a low silicon nitride of the about 5-10nm charge storage capacity deposited by law. What is necessary is for the 3rd gate insulator layer 15 just to consist of about 10nm silicon oxide deposited with the CVD method. Moreover, since formation of the space 17 for charge accumulation layer formation constitutes the 1st gate oxide 13 and the 3rd gate insulator layer 15 from silicon oxide and constitutes the 2nd gate insulator layer 14 from a silicon nitride, it should just use for example, a phosphoric-acid system as an etching reagent.

[0087] (Gestalt of the 7th operation) Next, the gestalt of operation of the 7th of this invention is explained. the gestalt of this 7th operation shows the example which writes in electrically, writes in and carries out reading appearance to eliminable nonvolatile memory and an eliminable high speed like the gestalt of the 6th operation of the above, and realizes possible volatile memory on the same chip. The cross section showing the memory cell structure of the nonvolatile memory carried in the semiconductor memory which drawing 53 requires for the gestalt of operation of the 7th of this invention, and drawing 54 are the cross sections showing the memory cell structure of the volatile memory carried in the semiconductor memory concerning the gestalt of operation of the 7th of this invention. The nonvolatile memory of drawing 53 and the volatile memory of drawing 54 are loaded together on the same chip. Since it is the same as that of the gestalt of the 6th operation of the above about the nonvolatile memory shown in drawing 53, the explanation is omitted here.

[0088] As shown in drawing 54, the memory cell of the volatile memory concerning the gestalt of this 7th operation consists of n mold MOS transistors. And with the memory cell structure of this volatile memory, charge accumulation layer 4e is arranged through the tunnel insulator layer 23 on the principal plane of the p type semiconductor substrate 1. On charge accumulation layer 4e, the gate electrode 3 is formed through the 4th gate insulator layer 24. The sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and n-mold diffusion layer 10 of the low high impurity concentration which touches a channel field, and n+ mold diffusion layer 11 of the high high impurity concentration located in the outside of this n-mold diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of this sidewall spacer 9. the gate electrode 3 and n+ mold diffusion layer 11 -- a conductive layer 12 is formed in each front face.

[0089] The memory cell of the volatile memory concerning the gestalt of operation of the 7th of this invention has the LDD structure which constituted the source field and the drain field from an n-mold diffusion layer 10 of low high impurity concentration, and an n+ mold diffusion layer 11 of high high impurity concentration. And it consists of laminated structures to which a gate insulator layer changes from the tunnel insulator layer 23 and the 4th gate insulator layer 21, and charge accumulation layer 4e is arranged between the tunnel insulator layer 23 and the 4th gate insulator layer 24. An electron is accumulated in this charge accumulation layer 4e, and a changed part of the threshold voltage produced by the existence of the electron held at this charge accumulation layer 4e is made to correspond to "0" of storage information, and "1." What is necessary is for charge accumulation layer 4e just to consist of high silicon nitrides of the charge storage capacity by the CVD method. It is because the charge maintenance property of being hard to receive effect in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron in the discrete charge trapping level of a silicon nitride. Moreover, if constituted from a silicon film and a polycrystalline silicon film, it can manufacture cheaply. Furthermore, if the 4th gate insulator layer 24 is constituted from a silicon nitride (Si3N4 film) which has an about 2 times [of silicon oxide (SiO2 film)] dielectric constant, silicon oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm. For example, since the real thickness of the silicon nitride whose silicon oxide conversion thickness is 5nm is about 10nm, induction of the direct tunnel (DT) impregnation is not carried out. Therefore, voltage at the time of electronic impregnation extract actuation is low-battery-ized, and not only detailed-izing of a memory cell but detailed-ization of a circumference high-tension actuation element of it is attained.

[0090] Although n-mold diffusion layer 10 is established for the object of the improvement in resisting pressure of a source field and a drain field and LDD structure is constituted from a memory cell of the volatile memory concerning the gestalt of operation of the 7th of this invention, a source field and a drain field may consist of single drain structure and double drain structure.

[0091] In the volatile memory concerning the gestalt of operation of the 7th of this invention, the tunnel insulator layer 23 is arranged in the lower part of charge accumulation layer 4e. The tunnel insulator layer 23 consists of silicon oxide of a thin film which has the thickness in which direct tunneling is possible, and read-out write-in [high-speed] of it in 100 or less ns required of a dynamic RAM becomes possible. When the tunnel insulator layer 23 is constituted from silicon oxide, the thickness is just 3nm or less. Moreover, if constituted from a silicon nitride 3nm or less, silicon oxide conversion thickness can stabilize for it and realize the very thin tunnel insulator layer 23 which is about 1.5nm. [0092] Furthermore, if the volatile memory concerning the gestalt of operation of the 7th of this invention does not pour

a charge into charge accumulation layer 4e, it is possible to also make it operate as a usual MOS transistor. [0093] Next, the manufacture method of the memory cell of the nonvolatile memory concerning the gestalt of operation of the 7th of this invention and volatile memory is explained using drawing 55 thru/or drawing 62 and drawing 63 thru/or drawing 70. The cross section, drawing 63, or drawing 70 which shows the manufacture method of the nonvolatile memory which drawing 55 thru/or drawing 62 require for the gestalt of operation of the 7th of this invention is the cross section showing the manufacture method of the volatile memory concerning the gestalt of operation of the 7th of this invention.

[0094] As first shown in drawing 55 and drawing 63, the small silicon nitride of charge storage capacity is deposited all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed. Deposition of the small silicon nitride of charge storage capacity is performed for example, by the JVD method. Silicon oxide is deposited with a CVD method after 1st gate insulator layer 13 formation, and the about 5-10nm 2nd gate insulator layer 14 is formed. Then, the small silicon nitride of charge storage capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

[0095] next, it is shown in <u>drawing 56</u> and <u>drawing 64</u> -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, in the nonvolatile memory formation field of <u>drawing 56</u>, patterning is carried out with exposure technology and etching technology, and the gate electrode 3 is formed. Then, dry etching of the 1st gate insulator layer 13, the surface 2nd gate insulator layer 14, and the surface 3rd gate insulator layer 15 of the p type semiconductor substrate 1 of the field which forms a source field and a drain field by using the gate electrode 3 as a mask is carried out in self align. In the volatile memory formation field of <u>drawing 64</u>, a polycrystalline silicon film, the 1st gate insulator layer 13, the 2nd gate insulator layer 14, and the 3rd gate insulator layer 15 are removed altogether, and p type semiconductor substrate 1 front face exposes them.

[0096] Next, as shown in drawing 57, in a nonvolatile memory formation field, the space 17 for charge accumulation layer formation is formed. The space 17 for this charge accumulation layer formation is formed by carrying out wet etching of the edge of the 2nd gate insulator layer 14 selectively using an etching reagent with the larger etch rate of the 2nd gate insulator layer 14 than the 1st gate oxide 13 and the 3rd gate insulator layer 15. What is necessary is just to use for example, a fluoric acid system as an etching reagent with the gestalt of operation of the 7th of this invention, since the 1st gate oxide 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from silicon oxide. Moreover, the space 17 for charge accumulation layer series formation may be formed by the plasma dry etching method using the gas which changes to the wet etching method which used the etching reagent, and contains HF gas. On the other hand, as shown in drawing 65, in the volatile memory formation field, the front face of the p type semiconductor substrate 1 has been exposed.

[0097] next, it is shown in <u>drawing 58</u> and <u>drawing 66</u> -- as -- the p type semiconductor substrate 1 whole surface -- for example, RTO -- the tunnel insulator layer 23 which is alike with law and consists of the silicon oxide which can be tunneled direct is formed. after tunnel insulator layer 23 formation and the p type semiconductor substrate 1 whole surface -- LPCVD -- the high silicon nitride 18 of charge storage capacity is deposited by law. At this time, the space 17 for charge accumulation layer formation is thoroughly embedded by the silicon nitride 18. And as shown in <u>drawing 59</u>, in a nonvolatile memory formation field, anisotropic etching by RIE is performed to the p type semiconductor substrate 1 whole surface, and the charge accumulation layer 4 (4a, 4b) which consisted of high silicon nitrides 18 of charge storage capacity is formed. In that case, the volatile memory formation field of <u>drawing 67</u> is covered by the photoresist, and the silicon nitride 18 is not etched.

[0098] Silicon oxide is deposited all over p type semiconductor substrate 1 after etching termination of the silicon nitride 18, and the 4th gate insulator layer 24 is formed. Here, the 4th gate insulator layer 24 of the nonvolatile memory formation field of <u>drawing 59</u> is removed. The clearance is performed by etching the 4th gate insulator layer 24 which deposited the volatile memory formation field of <u>drawing 67</u> on the bonnet and the nonvolatile memory formation field of <u>drawing 59</u> in the photoresist.

[0099] next, it is shown in <u>drawing 68</u> -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law is deposited. And patterning of the polycrystalline silicon film is carried out with exposure technology and etching technology, and gate electrode 3a is formed. Then, dry etching of the tunnel insulator layer 23 of the front face of the p type semiconductor substrate 1 of the field which forms a source field and a drain field, charge accumulation layer 4e, and the 4th gate insulator layer 24 is carried out in self align by using gate electrode 3a as an etching mask. On the other hand, in a nonvolatile memory formation field, as shown in <u>drawing 60</u>, all polycrystalline silicon films may be removed, patterning may be carried out according to the gate electrode 3, and a new gate electrode may be formed.

[0100] Next, as shown in <u>drawing 61</u> and <u>drawing 69</u>, after forming an oxide film 16 all over p type semiconductor substrate 1, n-mold diffusion layer 10 of low high impurity concentration is formed. It forms by activating the impurity which n-mold diffusion layer 10 used the gate electrode 3 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0101] Next, as shown in <u>drawing 62</u> and <u>drawing 70</u>, after forming the sidewall spacer 9 in the side attachment wall of the gate electrode 3, n+ mold diffusion layer 11 of high high impurity concentration is formed. It forms by activating the impurity which n+ mold diffusion layer 11 used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0102] next, the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the p type semiconductor substrate 1, then the p type semiconductor substrate 1 is heat-treated in an inert atmosphere -- the gate electrode 3 and n+ mold diffusion layer 11 -- the conductive layer 12 which consists of refractory metal silicide is formed in each front face. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure of the volatile memory shown in the nonvolatile memory shown in drawing 53 and drawing 54 will be completed.

[0103] Although a graphic display is not carried out, a final non-volatile memory cell and an volatile memory cell are

completed after memory cell structure completion of <u>drawing 53</u> and <u>drawing 54</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a passivation film formation process, one by one.

[0104] With the gestalt of operation of the 7th of this invention, although a silicon nitride and the 2nd gate insulator layer 14 are constituted from silicon oxide and the 3rd gate insulator layer 15 is constituted for the 1st gate insulator layer 13 from a silicon nitride, silicon oxide and the 2nd gate insulator layer 14 may be consisted of from a silicon nitride, and the 3rd gate insulator layer 15 may consist of silicon oxide for the 1st gate insulator layer 13. In this case, the 1st gate insulator layer 13 consists of about 10nm silicon oxide which oxidized thermally the p type semiconductor substrate 1. the 2nd gate insulator layer 14 -- JVD -- it constitutes from a low silicon nitride of the about 5-10nm charge storage capacity deposited by law. What is necessary is for the 3rd gate insulator layer 15 just to consist of about 10nm silicon oxide deposited with the CVD method. Moreover, since formation of the space 17 for charge accumulation layer formation constitutes the 1st gate oxide 13 and the 3rd gate insulator layer 15 from silicon oxide and constitutes the 2nd gate insulator layer 14 from a silicon nitride, it should just use for example, a phosphoric-acid system as an etching reagent.

[0105] Although both the memory cells of nonvolatile memory and volatile memory explained the example which consists of n mold MOS transistors with the gestalt of the 6th and operation of the 7th of this invention, of course, you may be the memory cell of p mold MOS transistor of a reverse conductivity type. In this case, what is necessary is just to read the electric conduction type of a substrate or a diffusion layer as a reverse thing suitably in the above-mentioned explanation.

[0106] (Gestalt of the 8th operation) Next, the gestalt of operation of the 8th of this invention is explained. With the gestalt of the above-mentioned 1st thru/or the 7th operation, the structure of a charge accumulation layer does not contribute to improvement in electronic injection efficiency directly. In the non-volatile semiconductor memory of floating-gate structure, a level difference is prepared in a channel portion and the attempt which raises electronic injection efficiency is proposed (S. Ogura, 1998IEDM, p987, United States Patent number No. 5780341). However, in order to adopt floating-gate structure by this proposal, to the defect and leak site in an oxide film, it is weak. Moreover, there is a possibility that sufficient reliability cannot be acquired, also to the defect which may be generated at the time of level difference structure formation. The gestalt of operation of the 8th of this invention is an easy process, and can raise electronic injection efficiency.

[0107] Drawing 71 is the cross section showing the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 8th of this invention. The gestalt of this 8th operation is establishing a level difference and dip in the channel field of a memory cell, and aims at improvement in the electronic injection efficiency at the time of writing. As shown in drawing 71, this memory cell consists of n mold MOS transistors. And with the structure of the memory cell concerning the gestalt of this 8th operation, the 2nd gate insulator layer 14 is formed in the front face of the p type semiconductor substrate 1 through the 1st gate insulator layer 13. The charge accumulation layers 4a and 4b are formed in the ends of the 2nd gate insulator layer 14. On the 2nd gate insulator layer 14 and charge accumulation layer 4a, and 4b, the gate electrode 3 is formed through the 3rd gate insulator layer 15. The sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and n-mold diffusion layer 10 of the low high impurity concentration which touches a channel field, and n+ mold diffusion layer 11 of the high high impurity concentration located in the outside of this n-mold diffusion layer 10 are formed in the p type semiconductor substrate 1

of the lower part of this sidewall spacer 9. the gate electrode 3 and n+ mold diffusion layer 11 -- a conductive layer 12 is formed in each front face.

[0108] Furthermore, with the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 8th of this invention, a level difference 26 is formed in the channel field 25. With this level difference 26, the charge accumulation layer 4 will be located in the dispersion direction of the electron in the p type semiconductor substrate 1. Therefore, the injection efficiency of the electron at the time of writing improves. [0109] The memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 8th of this invention has the LDD structure which constituted the source field and the drain field from an n-mold diffusion layer 10 of low high impurity concentration, and an n+ mold diffusion layer 11 of high high impurity concentration. And it consists of three-layer cascade screens which a gate insulator layer turns into from the 1st gate insulator layer 13 (lower layer), the 2nd gate insulator layer 14 (interlayer), and the 3rd gate insulator layer 15 (upper layer), and the charge accumulation layers 4a and 4b are formed in the both ends of the 2nd gate insulator layer 14. An electron is accumulated in these two charge accumulation layers 4a and 4b. That are recording condition (1) charge accumulation layer 4a, All of 4b can take the condition which is not accumulating the electron, the condition that only (2) charge accumulation layer 4a is accumulating the electron, the condition that only (3) charge accumulation layer 4b is accumulating the electron, and four conditions of condition ** that (4) charge accumulation layers 4a and 4b are accumulating the electron. A changed part of the threshold voltage produced by the existence of the electron held in these two charge accumulation layers 4a and 4b is made to correspond to "00" of storage information, "01", "10", and "11." Moreover, with this memory cell structure, since the charge accumulation layers 4a and 4b are located above the channel field edge, the threshold voltage of a channel field center section is decided only by high impurity concentration of a channel field, and they do not depend for it on the are recording condition of the electron of the charge accumulation layers 4a and 4b. Therefore, fault elimination (over-erase) by the excess and deficiency of the electron of the charge accumulation layers 4a and 4b is prevented, and cannot produce the poor leak which originates in fault elimination by that cause, a poor program, and poor read-out. Moreover, the leakage current between a source field and a drain field can be controlled only with gate voltage, and can realize highly reliable non-volatile semiconductor memory. What is necessary is for the charge accumulation layers 4a and 4b just to consist of high silicon nitrides of the charge storage capacity by the CVD method. It is because the charge maintenance property of being hard to receive effect in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron in the discrete charge trapping level of a silicon nitride. Moreover, if constituted from a silicon film and a polycrystalline silicon film, it can manufacture cheaply. Furthermore, if the 1st gate insulator layer 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride (Si3N4 film) which has an about 2 times [of silicon oxide (SiO2 film)] dielectric constant, silicon oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm. For example, since the real thickness of the silicon nitride whose silicon oxide conversion thickness is 5nm is about 10nm. induction of the direct tunnel (DT) impregnation is not carried out. Therefore, voltage at the time of electronic impregnation extract actuation is low-battery-ized, and not only detailed-izing of a memory cell but detailed-ization of a circumference high-tension actuation element of it is attained.

[0110] Although n-mold diffusion layer 10 is established for the object of the improvement in resisting pressure of a source field and a drain field and LDD structure is constituted from a memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 8th of this invention, a source field and a drain field may consist of single drain structure and double drain structure. Although the 2nd gate insulator layer 14 prevents leak between charge accumulation layer 4a-4b, it can consist of silicon oxide, for example. Moreover, if the metal oxide film which has a high dielectric constant is used for the 2nd gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. As a metal oxide film, there are TiO2, Ta 2O5, aluminum2O5, and PZT and SBT. [0111] With the gestalt of operation of the 8th of this invention, although the level difference 26 was formed in both by the side of the source and a drain, you may prepare only in either. Especially the memory that memorizes the information for 1 bit is enough if there is only one side.

[0112] Next, actuation of the nonvolatile memory concerning the gestalt of operation of the 8th of this invention is explained using drawing 72 and drawing 73. Drawing 72 is the cross section of the nonvolatile memory explaining write-in actuation. Drawing 73 is the cross section of the nonvolatile memory explaining elimination actuation. As shown in drawing 72, at the time of the writing of a memory cell, about 6-8V is impressed to Gate G, about 4-5V is impressed to Drain D, respectively, and Source S is grounded. Thus, voltage is impressed and an electron is poured into charge accumulation layer 4b by the side of a drain field with a channel thermoelectron (CHE). By having formed the level difference 26 in the channel field 25, it is located in the electronic dispersion direction at charge accumulation layer 4b. For this reason, the injection efficiency of the electron to charge accumulation layer 4b can improve, and

improvement in the speed of grouting velocity and reduction-ization of applied voltage can be attained. the case where an electron is poured into charge accumulation layer 4a by the side of a source field -- Drain D and Source S -- what is necessary is to be alike, respectively and just to replace the voltage to impress with the above-mentioned case On the other hand, as shown in drawing 73, elimination of a memory cell impresses negative voltage (- -5 V) to Gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using Fowler Nordheim (FN) mold tunnel current. Moreover, when the gate electrode 3 is shared by two or more memory cells, an electron can be simultaneously drawn out from those memory cells. In this case, what is necessary is just to let Source S and Drain D be the p type semiconductor substrate 1 and this potential. Moreover, it is also possible to impress different positive voltage from the potential of the p type semiconductor substrate 1 to Drain D, and to draw out an electron for Source S only from charge accumulation layer 4a by the side of floating potential (Floating), then Drain D. What is necessary is to impress positive voltage to Source S, in drawing out an electron only from charge accumulation layer 4b by the side of Source S, and just to let Drain D be floating potential.

[0113] Moreover, although a graphic display is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between Source S and Drains D. It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the are recording condition of the charge accumulation layers 4a and 4b. To which bias shall be carried out between Source S and Drain D should just choose the direction where the modulation of current transfer characteristics appears notably. According to four are recording conditions of the charge accumulation layers 4a and 4b, four different current transfer characteristics are acquired and, thereby, the information for 2 bits can be memorized in one cel.

[0114] Next, the manufacture method of the memory cell of the nonvolatile memory concerning the gestalt of operation of the 8th of this invention is explained using <u>drawing 74</u> thru/or <u>drawing 82</u>. As first shown in <u>drawing 74</u>, the wrap photoresist pattern 27 is formed for the field in which the channel field 25 is formed on the p type semiconductor substrate 1. And as shown in <u>drawing 75</u>, a level difference 26 is formed by etching the p type semiconductor substrate 1 by the RIE method.

[0115] Next, as shown in <u>drawing 76</u>, the small silicon nitride of charge storage capacity is deposited all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed. Deposition of the small silicon nitride of charge storage capacity is performed for example, by the JVD method. Silicon oxide is deposited with a CVD method after 1st gate insulator layer 13 formation, and the about 5-10nm 2nd gate insulator layer 14 is formed. Then, the small silicon nitride of charge storage capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

[0116] next, it is shown in drawing 77 -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with exposure technology and etching technology, and the gate electrode 3 is formed. Then, dry etching of the 1st gate insulator layer 13, the surface 2nd gate insulator layer 14, and the surface 3rd gate insulator layer 15 of the p type semiconductor substrate 1 of the field which forms a source field and a drain field by using the gate electrode 3 as a mask is carried out in self align.

[0117] Next, as shown in drawing 78, the space 17 for charge accumulation layer formation is formed. This space 17 is formed by carrying out wet etching of the edge of the 2nd gate insulator layer 14 selectively using an etching reagent with the larger etch rate of the 2nd gate insulator layer 14 than the 1st gate oxide 13 and the 3rd gate insulator layer 15. What is necessary is just to use for example, a fluoric acid system as an etching reagent with the gestalt of operation of the 8th of this invention, since the 1st gate oxide 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from silicon oxide. Moreover, the space 17 for charge accumulation layer formation may be formed by the plasma dry etching method using the gas which changes to the wet etching method which used the etching reagent, and contains HF gas.

[0118] next, it is shown in drawing 79 -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- it deposits so that the space 17 for charge accumulation layer formation may be thoroughly embedded by law in the high silicon nitride 18 of charge storage capacity. And as shown in drawing 80, anisotropic etching by RIE is performed to the p type semiconductor substrate 1 whole surface, and the charge accumulation layers 4a and 4b which consisted of high silicon nitrides of charge storage capacity are formed.

[0119] Next, as shown in <u>drawing 81</u>, after forming an oxide film 16 all over p type semiconductor substrate 1, n-mold diffusion layer 10 of low high impurity concentration is formed. It forms by activating the impurity which n-mold diffusion layer 10 used the gate electrode 3 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0120] Next, as shown in drawing 82, after forming the sidewall spacer 9 in the side attachment wall of the gate

electrode 3, n+ mold diffusion layer 11 of high high impurity concentration is formed. It forms by activating the impurity which n+ mold diffusion layer 11 used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0121] next, the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the p type semiconductor substrate 1, then the p type semiconductor substrate 1 is heat-treated in an inert atmosphere — the gate electrode 3 and n+ mold diffusion layer 11 — the conductive layer 12 which consists of refractory metal silicide is formed in each front face. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in <u>drawing 71</u> will be completed.

[0122] In addition, although a graphic display is not carried out, a final non-volatile memory cell is completed after memory cell structure completion of <u>drawing 71</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a passivation film formation process, one by one.

[0123] Thus, with the gestalt of the 8th operation of this invention, the charge accumulation layers 4a and 4b can be formed in the lower part of the ends of the gate electrode 3 in self align. Therefore, detailed-ization of the direction of gate length of a cel transistor is attained. Thereby, large capacity and the non-volatile semiconductor memory of high density can be offered. Moreover, the cel area per bit is mostly reduced by half compared with the former, and non-volatile semiconductor memory reduced substantially can be realized.

[0124] Moreover, the width of face of the direction of channel length of the charge accumulation layers 4a and 4b is easily controllable by accommodation of the etching speed difference of the 1st gate insulator layer 13 and the 3rd gate insulator layer 15, and the 2nd gate insulator layer 14, and etching time. Thereby, the charge accumulation layers 4a and 4b can be arranged to the symmetry. And since the charge accumulation layers 4a and 4b are electrically separated thoroughly by the 2nd gate insulator layer 14, the interaction between charge accumulation layer 14a and 14b does not happen. Furthermore, since the charge accumulation layers 4a and 4b are thoroughly insulated from a source field, a drain field, the gate electrode 3, and a channel field with the 1st insulator layer 13 and the 3rd insulator layer 15, and an oxide film 16, the non-volatile semiconductor memory which was excellent in the charge maintenance property can be offered. It is extended and formed in the direction of a channel field from the edge of the gate electrode 3, and the charge accumulation layers 4a and 4b are current transfer-characteristics ********* of a memory cell by the charge storage condition of the portion by the side of the channel field of the charge accumulation layers 4a and 4b. Therefore, if the gate length lay length of this portion is reduced to a limit, more detailed non-volatile semiconductor memory can be offered.

[0125] Furthermore, since the cellular structure is easily realizable at the usual CMOS process, non-volatile semiconductor memory can be manufactured by low cost using the existing production line.

[0126] And with the gestalt of operation of the 8th of this invention, the electronic injection efficiency at the time of writing can be raised. For this reason, improvement in the speed of drawing speed and reduction-ization of the applied voltage at the time of writing can be attained.

[0127] (Gestalt of the 9th operation) Next, the gestalt of operation of the 9th of this invention is explained. In the gestalt of the 8th operation of the above, the gestalt of operation of the 9th of this invention made unnecessary the 2nd insulator layer 14 arranged between charge accumulation layer 4a of <u>drawing 71</u>, and charge accumulation layer 4b, and has taken the configuration which made two charge accumulation layers 4a and 4b unify. <u>Drawing 83</u> is the cross section showing the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 9th of this invention. As shown in <u>drawing 83</u>, this memory cell structure is changed to the charge accumulation layers 4a and 4b of the gestalt of the 8th operation of the above, and the 2nd insulator layer 14, and arranges 4f of charge accumulation layers.

[0128] Next, the manufacture method of the memory cell of the nonvolatile memory concerning the gestalt of operation of the 9th of this invention is explained using <u>drawing 84</u> thru/or <u>drawing 89</u>. Like the gestalt of the 8th operation of the above, as first shown in <u>drawing 84</u>, the wrap photoresist pattern 27 is formed for the field in which the channel field 25 is formed on the p type semiconductor substrate 1. And as shown in <u>drawing 85</u>, a level difference 26 is formed by etching the p type semiconductor substrate 1 by the RIE method.

[0129] Next, as shown in <u>drawing 86</u>, the small silicon nitride of charge storage capacity is deposited all over p type semiconductor substrate 1, and the about 10nm 1st gate insulator layer 13 is formed. Deposition of the small silicon nitride of charge storage capacity is performed for example, by the JVD method. after 1st gate insulator layer 13 formation and LPCVD -- about 5-10nm of high silicon nitrides 18 of charge storage capacity is formed by law. Then, the small silicon nitride of charge storage capacity is deposited by the JVD method, and the about 10nm 3rd gate

insulator layer 15 is formed.

[0130] next, it is shown in <u>drawing 87</u> -- as -- the p type semiconductor substrate 1 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with exposure technology and etching technology, and the gate electrode 3 is formed. Then, dry etching of the 1st gate insulator layer 13, the surface silicon nitride 18, and the surface 3rd gate insulator layer 15 of the p type semiconductor substrate 1 of the field which forms a source field and a drain field by using the gate electrode 3 as a mask is carried out in self align. Here, 4f of charge accumulation layers is formed.

[0131] Next, as shown in drawing 88, after forming an oxide film 16 all over p type semiconductor substrate 1, n-mold diffusion layer 10 of low high impurity concentration is formed. It forms by activating the impurity which n-mold diffusion layer 10 used the gate electrode 3 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0132] Next, as shown in <u>drawing 89</u>, after forming the sidewall spacer 9 in the side attachment wall of the gate electrode 3, n+ mold diffusion layer 11 of high high impurity concentration is formed. It forms by activating the impurity which n+ mold diffusion layer 11 used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technology, poured in n mold impurity, and was poured in by subsequent heat treatment.

[0133] next, the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the p type semiconductor substrate 1, then the p type semiconductor substrate 1 is heat-treated in an inert atmosphere -- the gate electrode 3 and n+ mold diffusion layer 11 -- the conductive layer 12 which consists of refractory metal silicide is formed in each front face. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in <u>drawing 83</u> will be completed.

[0134] In addition, although a graphic display is not carried out, a final non-volatile memory cell is completed after memory cell structure completion of <u>drawing 83</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a passivation film formation process, one by one.

[0135] (Gestalt of the 10th operation) Next, the gestalt of operation of the 10th of this invention is explained. Drawing 90 is the cross section showing the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 10th of this invention. Although the level difference was prepared in the ends of a channel field by making a channel field into a convex condition to a semiconductor substrate with the gestalt of the above-mentioned 8th and the 9th operation, a level difference is prepared in a channel field by making a channel field into a concave condition to a semiconductor substrate with the gestalt of this 10th operation. And the gestalt of this 10th operation also aims at improvement in the electronic injection efficiency at the time of writing by establishing a level difference and dip in the channel field of a memory cell.

[0136] As shown in drawing 90, this memory cell consists of p mold MOS transistors. And with the structure of the memory cell concerning the gestalt of this 10th operation, the 2nd gate insulator layer 14 is formed in the front face of the n-type-semiconductor substrate 19 through the 1st gate insulator layer 13. The charge accumulation layers 4a and 4b are formed in the ends of the 2nd gate insulator layer 14. On the 2nd gate insulator layer 14 and charge accumulation layer 4a, and 4b, the gate electrode 3 is formed through the 3rd gate insulator layer 15. The sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and p-mold diffusion layer 20 of the low high impurity concentration which touches a channel field, and p+ mold diffusion layer 21 of the high high impurity concentration located in the outside of this p-mold diffusion layer 20 are formed in the n-type-semiconductor substrate 19 of the lower part of this sidewall spacer 9. the gate electrode 3 and p+ mold diffusion layer 21 -- a conductive layer 12 is formed in each front face.

[0137] Furthermore, with the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 10th of this invention, a level difference 26 is formed in the channel field 25. With this level difference 26, the charge accumulation layer 4 will be located in the dispersion direction of the electron in the p type semiconductor substrate 1. Therefore, the injection efficiency of the electron at the time of writing improves.

[0138] The memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 10th of this invention has the LDD structure which constituted the source field and the drain field from a p-mold diffusion layer 20 of low high impurity concentration, and a p+ mold diffusion layer 21 of high high impurity concentration. And it consists of three-layer cascade screens which a gate insulator layer turns into from the 1st gate insulator layer 13 (lower layer), the 2nd gate insulator layer 14 (interlayer), and the 3rd gate insulator layer 15 (upper layer), and the charge accumulation layers 4a and 4b are formed in the both ends of the 2nd gate insulator layer 14. An electron is accumulated in these two charge accumulation layers 4a and 4b. That are recording condition (1) charge accumulation layer 4a, All

of 4b can take the condition which is not accumulating the electron, the condition that only (2) charge accumulation layer 4a is accumulating the electron, the condition that only (3) charge accumulation layer 4b is accumulating the electron, and four conditions of condition ** that (4) charge accumulation layers 4a and 4b are accumulating the electron. A changed part of the threshold voltage produced by the existence of the electron held in these two charge accumulation layers 4a and 4b is made to correspond to "00" of storage information, "01", "10", and "11." Moreover, with this memory cell structure, since the charge accumulation layers 4a and 4b are located above the channel field edge, the threshold voltage of a channel field center section is decided only by high impurity concentration of a channel field, and they do not depend for it on the are recording condition of the electron of the charge accumulation layers 4a and 4b. Therefore, fault elimination (over-erase) by the excess and deficiency of the electron of the charge accumulation layers 4a and 4b is prevented, and cannot produce the poor leak which originates in fault elimination by that cause, a poor program, and poor read-out. Moreover, the leakage current between a source field and a drain field can be controlled only with gate voltage, and can realize highly reliable non-volatile semiconductor memory. What is necessary is for the charge accumulation layers 4a and 4b just to consist of high silicon nitrides of the charge storage capacity by the CVD method. It is because the charge maintenance property of being hard to receive effect in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron in the discrete charge trapping level of a silicon nitride. Moreover, if constituted from a silicon film and a polycrystalline silicon film, it can manufacture cheaply. Furthermore, if the 1st gate insulator layer 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride (Si3N4 film) which has an about 2 times [of silicon oxide (SiO2 film)] dielectric constant, silicon oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm. For example, since the real thickness of the silicon nitride whose silicon oxide conversion thickness is 5nm is about 10nm, induction of the direct tunnel (DT) impregnation is not carried out. Therefore, voltage at the time of electronic impregnation extract actuation is low-battery-ized, and not only detailed-izing of a memory cell but detailed-ization of a circumference high-tension actuation element of it is attained.

[0139] Although p-mold diffusion layer 20 is established for the object of the improvement in resisting pressure of a source field and a drain field and LDD structure is constituted from a memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 10th of this invention, a source field and a drain field may consist of single drain structure and double drain structure. Although the 2nd gate insulator layer 14 prevents leak between charge accumulation layer 4a-4b, it can consist of silicon oxide, for example. Moreover, if the metal oxide film which has a high dielectric constant is used for the 2nd gate insulator layer 14, the current transfer characteristics of the center of a channel field can be improved. As a metal oxide film, there are TiO2, Ta 2O5, aluminum2O5, and PZT and SBT. [0140] With the gestalt of operation of the 10th of this invention, although the level difference 26 was formed in both by the side of the source and a drain, you may prepare only in either. Especially the memory that memorizes the information for 1 bit is enough if there is only one side.

[0141] Next, actuation of the nonvolatile memory concerning the gestalt of operation of the 10th of this invention is explained using drawing 91 and drawing 92. Drawing 91 is the cross section of the nonvolatile memory explaining write-in actuation. Drawing 92 is the cross section of the nonvolatile memory explaining elimination actuation. As shown in drawing 91, at the time of the writing of a memory cell, about 5V is impressed to Gate G, and about -5V is impressed to Drain D, respectively, and let Source S be floating potential. Thus, voltage is impressed, energy is given to the electron of the tunneling reason between band-bands by the electric field near the drain, and it pours into charge accumulation layer 4b by the side of a drain field. Charge accumulation layer 4b is located in an electronic direction of grouting by having formed the level difference 26 in the channel field 25. For this reason, the injection efficiency of the electron to charge accumulation layer 4b can improve, and improvement in the speed of grouting velocity and reduction-ization of applied voltage can be attained. the case where an electron is poured into charge accumulation layer 4a by the side of a source field -- Drain D and Source S -- what is necessary is to be alike, respectively and just to replace the voltage to impress with the above-mentioned case On the other hand, as shown in drawing 92, elimination of a memory cell impresses negative voltage (- -5 V) to Gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using Fowler Nordheim (FN) mold tunnel current. Moreover, when the gate electrode 3 is shared by two or more memory cells, an electron can be simultaneously drawn out from those memory cells. In this case, what is necessary is just to let Source S and Drain D be the n-type-semiconductor substrate 19 and this potential. Moreover, it is also possible to impress different positive voltage from the potential of the p type semiconductor substrate 1 to Drain D, and to draw out an electron for Source S only from charge accumulation layer 4a by the side of floating potential (Floating), then Drain D. What is necessary is to impress positive voltage to Source S, in drawing out an electron only from charge accumulation layer 4b by the side of Source S, and just to let Drain D be floating potential.

- [0142] Moreover, although a graphic display is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between Source S and Drains D. It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the are recording condition of the charge accumulation layers 4a and 4b. To which bias shall be carried out between Source S and Drain D should just choose the direction where the modulation of current transfer characteristics appears notably. According to four are recording conditions of the charge accumulation layers 4a and 4b, four different current transfer characteristics are acquired and, thereby, the information for 2 bits can be memorized in one cel.
- [0143] Next, the manufacture method of the memory cell of the nonvolatile memory concerning the gestalt of operation of the 10th of this invention is explained using <u>drawing 93</u> thru/or <u>drawing 101</u>. As first shown in <u>drawing 93</u>, the wrap photoresist pattern 27 is formed except the field in which the channel field 25 is formed on the n-type-semiconductor substrate 19. And as shown in <u>drawing 94</u>, a level difference 26 is formed by etching the n-type-semiconductor substrate 19 by the RIE method.
- [0144] Next, as shown in <u>drawing 95</u>, the small silicon nitride of charge storage capacity is deposited all over n-type-semiconductor substrate 19, and the about 10nm 1st gate insulator layer 13 is formed. Deposition of the small silicon nitride of charge storage capacity is performed for example, by the JVD method. Silicon oxide is deposited with a CVD method after 1st gate insulator layer 13 formation, and the about 5-10nm 2nd gate insulator layer 14 is formed. Then, the small silicon nitride of charge storage capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.
- [0145] next, it is shown in drawing 96 -- as -- the n-type-semiconductor substrate 19 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with exposure technology and etching technology, and the gate electrode 3 is formed. Then, dry etching of the 1st gate insulator layer 13, the surface 2nd gate insulator layer 14, and the surface 3rd gate insulator layer 15 of the n-type-semiconductor substrate 19 of the field which forms a source field and a drain field by using the gate electrode 3 as a mask is carried out in self align.
- [0146] Next, as shown in drawing 97, the space 17 for charge accumulation layer formation is formed. This space 17 is formed by carrying out wet etching of the edge of the 2nd gate insulator layer 14 selectively using an etching reagent with the larger etch rate of the 2nd gate insulator layer 14 than the 1st gate oxide 13 and the 3rd gate insulator layer 15. What is necessary is just to use for example, a fluoric acid system as an etching reagent with the gestalt of operation of the 10th of this invention, since the 1st gate oxide 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from silicon oxide. Moreover, the space 17 for charge accumulation layer formation may be formed by the plasma dry etching method using the gas which changes to the wet etching method which used the etching reagent, and contains HF gas.
- [0147] next, it is shown in <u>drawing 98</u> -- as -- the n-type-semiconductor substrate 19 whole surface -- LPCVD -- it deposits so that the space 17 for charge accumulation layer formation may be thoroughly embedded by law in the high silicon nitride 18 of charge storage capacity. And as shown in <u>drawing 99</u>, anisotropic etching by RIE is performed to the n-type-semiconductor substrate 19 whole surface, and the charge accumulation layers 4a and 4b which consisted of high silicon nitrides of charge storage capacity are formed.
- [0148] Next, as shown in <u>drawing 100</u>, after forming an oxide film 16 all over n-type-semiconductor substrate 19, p-mold diffusion layer 20 of low high impurity concentration is formed. It forms by activating the impurity which p-mold diffusion layer 20 used the gate electrode 3 as the mask with ion-implantation technology, poured in p mold impurity, and was poured in by subsequent heat treatment.
- [0149] Next, as shown in <u>drawing 101</u>, after forming the sidewall spacer 9 in the side attachment wall of the gate electrode 3, p+ mold diffusion layer 21 of high high impurity concentration is formed. It forms by activating the impurity which p+ mold diffusion layer 21 used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technology, poured in p mold impurity, and was poured in by subsequent heat treatment.
- [0150] next, the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the n-type-semiconductor substrate 19, then the n-type-semiconductor substrate 19 is heat-treated in an inert atmosphere -- the gate electrode 3 and p+ mold diffusion layer 21 -- the conductive layer 12 which consists of refractory metal silicide is formed in each front face. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in drawing 90 will be completed.
- [0151] In addition, although a graphic display is not carried out, a final non-volatile memory cell is completed after memory cell structure completion of <u>drawing 90</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a

passivation film formation process, one by one.

[0152] Thus, with the gestalt of the 10th operation of this invention, the charge accumulation layers 4a and 4b can be formed in the lower part of the ends of the gate electrode 3 in self align. Therefore, detailed-ization of the direction of gate length of a cel transistor is attained. Thereby, large capacity and the non-volatile semiconductor memory of high density can be offered. Moreover, the cel area per bit is mostly reduced by half compared with the former, and non-volatile semiconductor memory reduced substantially can be realized.

[0153] Moreover, the width of face of the direction of channel length of the charge accumulation layers 4a and 4b is easily controllable by accommodation of the etching speed difference of the 1st gate insulator layer 13 and the 3rd gate insulator layer 15, and the 2nd gate insulator layer 14, and etching time. Thereby, the charge accumulation layers 4a and 4b can be arranged to the symmetry. And since the charge accumulation layers 4a and 4b are electrically separated thoroughly by the 2nd gate insulator layer 14, the interaction between charge accumulation layer 14a and 14b does not happen. Furthermore, since the charge accumulation layers 4a and 4b are thoroughly insulated from a source field, a drain field, the gate electrode 3, and a channel field with the 1st insulator layer 13 and the 3rd insulator layer 15, and an oxide film 16, the non-volatile semiconductor memory which was excellent in the charge maintenance property can be offered. It is extended and formed in the direction of a channel field from the edge of the gate electrode 3, and the charge accumulation layers 4a and 4b are current transfer-characteristics ********* of a memory cell by the charge storage condition of the portion by the side of the channel field of the charge accumulation layers 4a and 4b. Therefore, if the gate length lay length of this portion is reduced to a limit, more detailed non-volatile semiconductor memory can be offered.

[0154] Furthermore, since the cellular structure is easily realizable at the usual CMOS process, non-volatile semiconductor memory can be manufactured by low cost using the existing production line.

[0155] And with the gestalt of operation of the 10th of this invention, the electronic injection efficiency at the time of writing can be raised. For this reason, improvement in the speed of drawing speed and reduction-ization of the applied voltage at the time of writing can be attained.

[0156] (Gestalt of the 11th operation) Next, the gestalt of operation of the 11th of this invention is explained. In the gestalt of the 10th operation of the above, the gestalt of operation of the 11th of this invention made unnecessary the 2nd insulator layer 14 arranged between charge accumulation layer 4a of drawing 90, and charge accumulation layer 4b, and has taken the configuration which made two charge accumulation layers 4a and 4b unify. Drawing 102 is a cross section showing the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 11th of this invention. As shown in drawing 102, this memory cell structure is changed to the charge accumulation layers 4a and 4b of the gestalt of the 10th operation of the above, and the 2nd insulator layer 14, and arranges 4f of charge accumulation layers.

[0157] Next, the manufacture method of the memory cell of the nonvolatile memory concerning the gestalt of operation of the 11th of this invention is explained using Fig. 103 thru/or 108. Like the gestalt of the 10th operation of the above, as first shown in drawing 103, the wrap photoresist pattern 27 is formed except the field in which the channel field 25 is formed on the n-type-semiconductor substrate 19. And as shown in drawing 104, a level difference 26 is formed by etching the n-type-semiconductor substrate 19 by the RIE method.

[0158] Next, as shown in drawing 105, the small silicon nitride of charge storage capacity is deposited all over n-type-semiconductor substrate 19, and the about 10nm 1st gate insulator layer 13 is formed. Deposition of the small silicon nitride of charge storage capacity is performed for example, by the JVD method. after 1st gate insulator layer 13 formation and LPCVD -- about 5-10nm of high silicon nitrides 18 of charge storage capacity is formed by law. Then, the small silicon nitride of charge storage capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed.

[0159] next, it is shown in drawing 106 -- as -- the n-type-semiconductor substrate 19 whole surface -- LPCVD -- after depositing the about 50-250nm polycrystalline silicon film which doped n mold or p mold impurity by law, patterning is carried out with exposure technology and etching technology, and the gate electrode 3 is formed. Then, dry etching of the 1st gate insulator layer 13, the surface silicon nitride 18, and the surface 3rd gate insulator layer 15 of the n-type-semiconductor substrate 19 of the field which forms a source field and a drain field by using the gate electrode 3 as a mask is carried out in self align. Here, 4f of charge accumulation layers is formed.

[0160] Next, as shown in <u>drawing 107</u>, after forming an oxide film 16 all over n-type-semiconductor substrate 19, p-mold diffusion layer 20 of low high impurity concentration is formed. It forms by activating the impurity which p-mold diffusion layer 20 used the gate electrode 3 as the mask with ion-implantation technology, poured in p mold impurity, and was poured in by subsequent heat treatment.

[0161] Next, as shown in drawing 108, after forming the sidewall spacer 9 in the side attachment wall of the gate

electrode 3, p+ mold diffusion layer 21 of high high impurity concentration is formed. It forms by activating the impurity which p+ mold diffusion layer 21 used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-implantation technology, poured in p mold impurity, and was poured in by subsequent heat treatment.

[0162] next, the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the n-type-semiconductor substrate 19, then the n-type-semiconductor substrate 19 is heat-treated in an inert atmosphere -- the gate electrode 3 and p+ mold diffusion layer 21 -- the conductive layer 12 which consists of refractory metal silicide is formed in each front face. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in drawing 102 will be completed.

[0163] In addition, although a graphic display is not carried out, a final non-volatile memory cell is completed after memory cell structure completion of <u>drawing 102</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a passivation film formation process, one by one.

[0164] (Gestalt of the 12th operation) Next, the gestalt of operation of the 12th of this invention is explained. Drawing 109 is a cross section showing the structure of the memory cell of the non-volatile semiconductor memory concerning the gestalt of operation of the 12th of this invention. Although exposure technology and etching technology were used for patterning of the gate electrode 3 with the gestalt of the 10th operation of the above, it is the example which uses the chemical mechanical grinding method for patterning of the gate electrode 3 with the gestalt of this 12th operation. [0165] Next, the manufacture method of the memory cell of the nonvolatile memory concerning the gestalt of operation of the 12th of this invention is explained using Fig. 110 thru/or 118. As first shown in drawing 110, the wrap photoresist pattern 27 is formed except the field in which the channel field 25 is formed on the n-type-semiconductor substrate 19. And as shown in drawing 111, a level difference 26 is formed by etching the n-type-semiconductor substrate 19 by the RIE method.

[0166] Next, as shown in drawing 112, the small silicon nitride of charge storage capacity is deposited all over n-type-semiconductor substrate 19, and the about 10nm 1st gate insulator layer 13 is formed. Deposition of the small silicon nitride of charge storage capacity is performed for example, by the JVD method. Silicon oxide is deposited with a CVD method after 1st gate insulator layer 13 formation, and the about 5-10nm 2nd gate insulator layer 14 is formed. Then, the small silicon nitride of charge storage capacity is deposited by the JVD method, and the about 10nm 3rd gate insulator layer 15 is formed. furthermore, the n-type-semiconductor substrate 19 whole surface -- LPCVD -- the about 50-500nm polycrystalline silicon film 28 which doped n mold or p mold impurity by law is deposited.

[0167] Next, as shown in <u>drawing 113</u>, the gate electrode 3 is formed by performing embedding of the polycrystalline silicon film 19 by the chemical mechanical polishing method. In addition, wet etching usually removes the 1st gate insulator layer 13, the 2nd gate insulator layer 14, and the 3rd gate insulator layer 15 which remain on the n-type-semiconductor substrate 19.

[0168] Next, as shown in drawing 114, the space 17 for charge accumulation layer formation is formed. This space 17 is formed by carrying out wet etching of the edge of the 2nd gate insulator layer 14 selectively using an etching reagent with the larger etch rate of the 2nd gate insulator layer 14 than the 1st gate oxide 13 and the 3rd gate insulator layer 15. What is necessary is just to use for example, a fluoric acid system as an etching reagent with the gestalt of operation of the 12th of this invention, since the 1st gate oxide 13 and the 3rd gate insulator layer 15 are constituted from a silicon nitride and the 2nd gate insulator layer 14 is constituted from silicon oxide. Moreover, the space 17 for charge accumulation layer formation may be formed by the plasma dry etching method using the gas which changes to the wet etching method which used the etching reagent, and contains HF gas.

[0169] next, it is shown in <u>drawing 115</u> -- as -- the n-type-semiconductor substrate 19 whole surface -- LPCVD -- it deposits so that the space 17 for charge accumulation layer formation may be thoroughly embedded by law in the high silicon nitride 18 of charge storage capacity. And as shown in <u>drawing 116</u>, anisotropic etching by RIE is performed to the n-type-semiconductor substrate 19 whole surface, and the charge accumulation layers 4a and 4b which consisted of high silicon nitrides of charge storage capacity are formed.

[0170] Next, as shown in <u>drawing 117</u>, after forming an oxide film 16 all over n-type-semiconductor substrate 19, p-mold diffusion layer 20 of low high impurity concentration is formed. It forms by activating the impurity which p-mold diffusion layer 20 used the gate electrode 3 as the mask with ion-implantation technology, poured in p mold impurity, and was poured in by subsequent heat treatment.

[0171] Next, as shown in <u>drawing 118</u>, after forming the sidewall spacer 9 in the side attachment wall of the gate electrode 3, p+ mold diffusion layer 21 of high high impurity concentration is formed. It forms by activating the impurity which p+ mold diffusion layer 21 used the gate electrode 3 and the sidewall spacer 9 as the mask with ion-

implantation technology, poured in p mold impurity, and was poured in by subsequent heat treatment.

[0172] next, the thing for which refractory metal films, such as a tungsten, titanium, and cobalt, are deposited by the CVD method or the spatter all over the n-type-semiconductor substrate 19, then the n-type-semiconductor substrate 19 is heat-treated in an inert atmosphere -- the gate electrode 3 and p+ mold diffusion layer 21 -- the conductive layer 12 which consists of refractory metal silicide is formed in each front face. After conductive layer 12 formation, if the unreacted refractory metal which remained in fields other than the above is removed, the memory cell structure shown in drawing 109 will be completed.

[0173] In addition, although a graphic display is not carried out, a final non-volatile memory cell is completed after memory cell structure completion of <u>drawing 109</u> through the usual CMOS manufacturing processes, such as an interlayer insulation film formation process, a contact hole formation process, a wiring formation process, and a passivation film formation process, one by one.

[0174] (Gestalt of the 13th operation) Next, the gestalt of operation of the 13th of this invention is explained. With the gestalt of the above-mentioned 1st thru/or the 12th operation, sufficient examination to improvement in the speed of transistors other than a memory cell was not made. On the other hand, as structure of a high-speed CMOS transistor, by forming the notch on concave between a gate electrode and a source drain diffusion layer, the capacity between a gate electrode and a diffusion layer is reduced, and the attempt which accelerates a logic gate is made (T.Ghani et al., IEDM99, p415). The gestalt of this 13th operation is using this structure for non-volatile semiconductor memory, and enables large improvement in the speed of the semiconductor device consolidated with the usual transistor and the non-volatile semiconductor memory which does not have a memory function.

[0175] Drawing 119 is a cross section showing the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 13th of this invention. This memory cell consists of n mold MOS transistors. With the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 13th of this invention, the gate electrode 3 is formed in the front face of the p type semiconductor substrate 1 through the 1st gate insulator layer 13. A crevice is established in the ends of the gate electrode 3, and the charge accumulation layer 4 (4a, 4b) is formed in each crevice. The oxide film 30 is formed between the charge accumulation layer 4 and the gate electrode 3. The sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and n-mold diffusion layer 10 of the low high impurity concentration which touches a channel field, and n+ mold diffusion layer 11 of the high high impurity concentration located in the outside of this n-mold diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of this sidewall spacer 9. the gate electrode 3 and n+ mold diffusion layer 11 -- a conductive layer 12 is formed in each front face.

[0176] The memory cell of the nonvolatile memory concerning the gestalt of operation of the 13th of this invention has the LDD structure which constituted the source field and the drain field from an n-mold diffusion layer 10 of low high impurity concentration, and an n+ mold diffusion layer 11 of high high impurity concentration. And the charge accumulation layer 4 (4a, 4b) is formed in the both ends of the gate electrode 3. An electron is accumulated in these two charge accumulation layers 4a and 4b. That are recording condition (1) charge accumulation layer 4a, All of 4b can take the condition which is not accumulating the electron, the condition that only (2) charge accumulation layer 4a is accumulating the electron, the condition that only (3) charge accumulation layer 4b is accumulating the electron, and four conditions of condition ** that (4) charge accumulation layers 4a and 4b are accumulating the electron. A changed part of the threshold voltage produced by the existence of the electron held in these two charge accumulation layers 4a and 4b is made to correspond to "00" of storage information, "01", "10", and "11." Moreover, with this memory cell structure, since the charge accumulation layer 4 is located above the channel field edge, the threshold voltage of a channel field center section is decided only by high impurity concentration of a channel field, and it does not depend for it on the are recording condition of the electron of the charge accumulation layer 4. Therefore, fault elimination (overerase) by the excess and deficiency of the electron of the charge accumulation layer 4 is prevented, and cannot produce the poor leak which originates in fault elimination by that cause, a poor program, and poor read-out. Moreover, the leakage current between a source field and a drain field can be controlled only with gate voltage, and can realize highly reliable nonvolatile memory. What is necessary is for the charge accumulation layer 4 just to consist of high silicon nitrides of the charge storage capacity by the CVD method. It is because the charge maintenance property of being hard to receive effect in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron in the discrete charge trapping level of a silicon nitride. Moreover, if constituted from a silicon film and a polycrystalline silicon film, it can manufacture cheaply. Furthermore, if the 1st gate insulator layer 13 is constituted from a silicon nitride (Si3N4 film) which has an about 2 times [of silicon oxide (SiO2 film)] dielectric constant, silicon oxide conversion thickness can stabilize for it and realize the very thin gate insulator layer which is 4nm - about 11nm. For example, since the real thickness of the silicon nitride whose silicon oxide conversion thickness is 5nm is about 10nm,

induction of the direct tunnel (DT) impregnation is not carried out. Therefore, voltage at the time of electronic impregnation extract actuation is low-battery-ized, and not only detailed-izing of a memory cell but detailed-ization of a circumference high-tension actuation element of it is attained.

[0177] Although n-mold diffusion layer 10 is established for the object of the improvement in resisting pressure of a source field and a drain field and LDD structure is constituted from a memory cell of the nonvolatile memory concerning the gestalt of operation of the 13th of this invention, a source field and a drain field may consist of single drain structure and double drain structure.

[0178] Next, actuation of the nonvolatile memory concerning the gestalt of operation of the 13th of this invention is explained using Fig. 120 and 121. Drawing 120 is a cross section of the nonvolatile memory explaining write-in actuation. Drawing 121 is a cross section of the nonvolatile memory explaining elimination actuation. The memory cell of Fig. 120 and 121 consists of n mold MOS transistors. As shown in drawing 120, at the time of the writing of a memory cell, about 6-8V is impressed to Gate G, about 4-5V is impressed to Drain D, respectively, and Source S is grounded. Thus, voltage is impressed and an electron is poured into charge accumulation layer 4b by the side of a drain field with a channel thermoelectron (CHE). the case where an electron is poured into charge accumulation layer 4b by the side of a source field -- Drain D and Source S -- what is necessary is to be alike, respectively and just to replace the voltage to impress with the above On the other hand, as shown in drawing 121, elimination of a memory cell impresses negative voltage (- -5 V) to Gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using Fowler Nordheim (FN) mold tunnel current. Moreover, when Gate G is shared by two or more memory cells, an electron can be simultaneously drawn out from those memory cells. In this case, what is necessary is just to let Source S and Drain D be the p type semiconductor substrate 1 and this potential. Moreover, it is also possible to impress different positive voltage from the potential of the p type semiconductor substrate 1 to a drain electrode, and to draw out an electron for a source electrode only from charge accumulation layer 4b by the side of floating potential (Floating), then a drain electrode. What is necessary is to impress positive voltage to a source electrode, in drawing out an electron only from charge accumulation layer 4a by the side of a source electrode, and just to let a drain electrode be floating potential.

[0179] Moreover, although a graphic display is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between Source S and Drains D. It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the are recording condition of the charge accumulation layers 4a and 4b. To which bias shall be carried out between Source S and Drain D should just choose the direction where the modulation of current transfer characteristics appears notably. According to four are recording conditions of the charge accumulation layers 4a and 4b, four different current transfer characteristics are acquired and, thereby, the information for 2 bits can be memorized in one cel.

[0180] Next, the actuation of the nonvolatile memory concerning the gestalt of operation of the 13th of this invention which consists of p mold MOS transistors is explained using Fig. 122 and 123. Drawing 122 is a cross section of the nonvolatile memory explaining write-in actuation. Drawing 123 is a cross section of the nonvolatile memory explaining elimination actuation. The memory cell of Fig. 122 and 123 consists of p mold MOS transistors. As shown in drawing 122, at the time of the writing of a memory cell, about 5V is impressed to Gate G, and about -5V is impressed to Drain D, respectively, and let Source S be floating potential. Thus, voltage is impressed, energy is given to the electron of the tunneling reason between band-bands by the electric field near the drain field, and an electron is poured into charge accumulation layer 4b by the side of a drain field, the case where an electron is poured into charge accumulation layer 4a by the side of a source field -- Drain D and Source S -- what is necessary is to be alike, respectively and just to replace the voltage to impress with the above On the other hand, as shown in drawing 123, elimination of a memory cell impresses negative voltage (--5 V) to Gate G, and is performed by drawing out an electron from the charge accumulation layers 4a and 4b using FN current. Moreover, when Gate G is shared by two or more memory cells, an electron can be simultaneously drawn out from those memory cells. In this case, let Source S and Drain D be the n-type-semiconductor substrate 19, this potential, or floating potential.

[0181] Moreover, although a graphic display is not carried out, read-out of a memory cell is performed by detecting the read-out current which flows between Source S and Drains D. It uses that the current transfer characteristics a source field and near the drain field (channel conductance) become irregular according to the are recording condition of the charge accumulation layers 4a and 4b. To which bias shall be carried out between Source S and Drain D should just choose the direction where the modulation of current transfer characteristics appears notably. According to four are recording conditions of the charge accumulation layers 4a and 4b, four different current transfer characteristics are acquired and, thereby, the information for 2 bits can be memorized in one cel.

[0182] With the gestalt of operation of the 13th of this invention, as shown in drawing 124, the usual MOS transistor

which does not have a memory function is also realizable. Because, in this MOS transistor, the charge accumulation layer 4 is arranged only on the source drain field 10 and 11, and is not arranged on the channel field. For this reason, the conduction property of this MOS transistor is because effect is not received in the maintenance condition of the charge of the charge accumulation layer 4 at all. Furthermore, by existence of the crevice of the gate electrode 3, the parasitic capacitance between gate-source drains is reduced and it also has the advantageous point that the high-speed operation of an MOS transistor becomes possible.

[0183] (Gestalt of the 14th operation) Next, the gestalt of operation of the 14th of this invention is explained. The gestalt of this 14th operation has the composition of having made the charge accumulation layer 4 and the sidewall spacer 9 unifying, in the gestalt of the 13th operation of the above. Drawing 125 is a cross section showing the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 14th of this invention. This memory cell consists of n mold MOS transistors. With the memory cell structure of the non-volatile semiconductor memory concerning the gestalt of operation of the 14th of this invention, the gate electrode 3 is formed in the front face of the p type semiconductor substrate 1 through the 1st gate insulator layer 13. A crevice is established in the ends of the gate electrode 3, and the charge accumulation layer 4 (4a, 4b) is formed in each crevice. The oxide film 30 is formed between the charge accumulation layer 4 and the gate electrode 3. The sidewall spacer 9 is formed in the side of the gate electrode 3 through an oxide film 16, and a part of this sidewall spacer 9 constitutes the charge accumulation layer 4. n-mold diffusion layer 10 of the low high impurity concentration which touches a channel field, and n+ mold diffusion layer 11 of the high high impurity concentration located in the outside of this n-mold diffusion layer 10 are formed in the principal plane of the p type semiconductor substrate 1 of the lower part of the sidewall spacer 9. the gate electrode 3 and n+ mold diffusion layer 11 -- a conductive layer 12 is formed in each front face.

[0184] What is necessary is for the gestalt of operation of the 14th of this invention just to constitute the sidewall spacer 9 and the charge accumulation layer 4 from the high silicon nitride of the charge storage capacity by the CVD method. It is because the charge maintenance property of being hard to receive effect in the membraneous quality of a lower insulator layer can be acquired by accumulating an electron in the discrete charge trapping level of a silicon nitride. Moreover, if constituted from a silicon film and a polycrystalline silicon film, it can manufacture cheaply.

[0185] With the gestalt of operation of the 14th of this invention, the usual MOS transistor as shown in <u>drawing 126</u> as well as the gestalt of the 13th operation of the above is realizable.
[0186]

[Effect of the Invention] According to this invention, the structure of a non-volatile semiconductor memory where the information for two or more bits is memorizable by the easy cellular structure is realizable.

[0187] According to this invention, the manufacture method of a non-volatile semiconductor memory of manufacturing the non-volatile semiconductor memory which memorizes the information for two or more bits in an easy manufacture process is realizable.

[0188] According to this invention, the structure of the semiconductor memory which wrote in electrically by the easy cellular structure and loaded together eliminable nonvolatile memory and the volatile memory in which read-out write-in [high-speed] is possible is realizable.

[0189] According to this invention, the manufacture method of the semiconductor memory which wrote in electrically in the easy manufacture process and loaded together eliminable nonvolatile memory and the volatile memory in which read-out write-in [high-speed] is possible is realizable.


[Translation done.]


* NOTICES *


Japan Patent Office is not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.


DRAWINGS

















































[Drawing 19]
























[Drawing 29]













[Drawing 33]













[Drawing 36]













[Drawing 40]










[Drawing 43]










[Drawing 47]













[Drawing 51]













[Drawing 55]
http://www4.ipdl.jpo.go.jp/cgi-bin/tran_web_cgi_ejje




[Drawing 59]













[Drawing 63]







[Drawing 71]













[<u>Drawing 76</u>] http://www4.ipdl.jpo.go.jp/cgi-bin/tran_web_cgi_ejje













[Drawing 80]













[Drawing 84]













[Drawing 87]










[Drawing 90]










[Drawing 94]













[Drawing 98]













[Drawing 100]













[Drawing 106]













[Drawing 108]













[Drawing 114]













[<u>Drawing 118</u>]













[Drawing 122]










[Drawing 126]



[Translation done.]